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Abstract
A significant portion of all electric power generated is consumed by electric motors
employed in commercial, industrial, and transportation sectors. Variable frequency
drives (VFDs) are desirable, and in many cases necessary, for superior control perfor-
mance and efficiency. At present, most VFDs use a ‘line frequency AC’ → ‘DC-link’
→ ‘variable frequency AC’ architecture, where the front-end converter may or may not
support bidirectional power flow and input power factor control. In these drives, the
load-end converter is almost always a two- or multi-level voltage source inverter (VSI).
The front-end converter may be another VSI, or a line-commutated rectifier. This is
a robust architecture that has benefited from extensive use; consequently, the inverter
design and control methods are quite standard, and the behavior of all components in
the drive system is generally understood.
VSI based drives need large capacitors to support the DC-link voltage and signifi-
cant reactance at the drive input to limit the harmonic current drawn from the grid.
The switching common-mode output voltage generated by these drives causes bearing
currents and ultimately motor failure. Therefore, even though the drive topology is
quite robust, the system suffers from downtime and high maintenance costs because
of the unreliable capacitors and bearing failure; and large volume because of the large
capacitor and line reactor requirement.
Matrix converters offer ‘line frequency AC’ → ‘variable frequency AC’ conversion
without an intermediate DC-link, although an actual or implied soft link may exist.
These converters use reactive components only for filtering the harmonics of the PWM
frequency. Furthermore, when modulated using rotating vectors, the output common-
mode voltage is ideally equal to zero. A major limitation of this modulation technique is
a poor voltage transfer ratio of 0.50, and therefore modulation using stationary vectors
has received more attention, even though the latter generates switching common-mode
voltage at the output, and allows input power factor control only at the expense of the
voltage transfer ratio.
The output common-mode voltage can be eliminated while maintaining a good volt-
age transfer ratio using a direct matrix converter based open-end winding drive reported
iii
in 2010. This drive topology is also capable of input power factor control; and is ex-
pected to have significantly lower reactive element requirements compared to VSI based
drives.
Indirect topologies for matrix converter based open-end winding drives are also possi-
ble. These topologies utilize a three-level inverter structure and employ three converters:
the front-end converter converts the input voltages to ordered three-level link voltages.
The two load-end converters convert the link voltages to variable frequency voltages
to be applied at the two sets of motor terminals. The additional advantages of the
indirect approach are a more mature structure, clamp circuit elimination, robust and
efficient commutation, lower voltage stress on the switches, and lower losses. The indi-
rect topologies also lend themselves to low-voltage-ride-through without any additional
switches.
This dissertation presents experimental results from two distinct indirect matrix
converter based open-end winding drives. The results demonstrate good common-mode
performance, high voltage transfer ratio, and input power factor control.
Having established the feasibility of the indirect approach for matrix converter based
open-end winding drives, the two indirect drives reported here and the direct drive re-
ported in literature are compared on semiconductor requirements, semiconductor losses,
and input/output harmonic content. The most promising matrix converter based open-
end winding drive is then compared with state-of-the-art systems on the same criteria,
as well as on passive elements, control, and instrumentation requirements.
To this end, a new filter design procedure with optimal damping for matrix converter
applications is also developed in this dissertation. A comparison of the reactive compo-
nents used by this filter to the reactive components used in back-to-back VSI systems
shows that the matrix converters’ passive element requirements are in fact lower than
the back-to-back VSI based systems.
In summary, this dissertation demonstrates the feasibility of two distinct drive
topologies with significant advantages using experimental results. The practical ques-
tions pertinent to any new design are answered, and the conclusions have been used to
identify the best matrix converter based open-end winding drive topology. Qualitative
and quantitative comparison with the state-of-the-art systems reveal a clear advantage
in the common-mode voltage related effects and the passive components’ sizing.
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Chapter 1
Introduction
This chapter describes the state-of-the-art AC/DC/AC drive systems and discusses their
drawbacks. Direct AC/AC drive systems are then described as an alternative to reduce
the size of the capacitor used in AC/DC/AC type systems. The problem of switching
common-mode output voltage, present in both approaches, is discussed in more detail
and a summary of the solutions reported is provided. Finally, matrix converter based
open-end winding drive topologies, that are the topic of this dissertation, are introduced
as a solution to the capacitor size and the switching common-mode output voltage.
1.1 AC/DC/AC voltage link drives
In modern electric drives, voltage source inverters (VSIs) are employed to generate a
variable frequency AC voltage for fast and efficient control of electric machines. These
VSIs are almost always two-level VSIs (2L-VSI) in low voltage applications (< 1 kV),
whereas multilevel inverters are more common in medium voltage applications (> 1 kV)
[1]. A front-end converter generates a DC voltage that is the input to the load-end
VSI. Fig. 1.1 shows the architecture of a typical voltage link AC/DC/AC drive system.
Active and passive components of the drive system are described below:
1. Voltage source inverter (VSI):
(a) The VSI converts DC input voltage(s) to variable frequency pulse width
1
2ACIM
Front−end VSI
DC−link
Line
reactor
Figure 1.1: A voltage link AC/DC/AC drive for an AC induction motor (ACIM).
modulated (PWM) output voltages. Space vector PWM (SVPWM) and sine-
triangle PWM with third harmonic injection are commonly used modulation
techniques [2].
(b) The VSI could be a two-level VSI, common in low-voltage applications, or a
three- or higher level inverter for higher voltages. For an n-level inverter, the
DC bus is formed by n− 1 series connected capacitors [1].
(c) The output voltage contains low- and high-frequency common-mode com-
ponents. The high-frequency common-mode voltage causes electromagnetic
interference (EMI) and bearing currents. Bearing currents have been conclu-
sively linked to motor failure [3–10].
2. Following front-end converters are generally used for AC-DC conversion:
(a) Diode rectifier is the simplest and very commonly used front-end converter.
Its main drawback is that it draws a large amount of current at non-triplen
odd harmonics of the fundamental (5th, 7th, 11th , 13th . . . ) [11]. It also does
not allow the power flow into the grid — therefore any regenerated energy
must either be absorbed by the DC-link or expended across a braking resistor.
(b) Thyristor based front-ends with phase-shift transformers are used in higher
power applications where the harmonic current drawn by the diode rectifiers
is unacceptable. Such front-ends require line frequency transformers and
tuned harmonic filters for harmonic elimination [11].
(c) VSIs can also be employed as front-end converters: VSIs allow power factor
and DC-link voltage control with full regeneration capability. Additionally,
these converters do not require line frequency transformers or tuned filters
for acceptable current quality.
33. DC bus capacitor
(a) In the case of a rectifier front-end, the DC bus capacitor is responsible for
smoothing the sixth harmonic ripple voltage, as well as for providing low-
voltage-ride-through (LVRT), and for absorbing the torque ripple from the
machine.
(b) In the case of a VSI front-end, the capacitor only filters a high-frequency
current in the steady state. However, the decoupled converter control archi-
tecture necessitates that the DC bus rejects source and load disturbances i.e.
the capacitor must provide LVRT and absorb the torque ripple.
(c) The above considerations dictate that the DC bus capacitor should be quite
large; the specific value is an application dependent engineering decision — a
common rule of thumb is few tens of microfarads per unit load current. The
capacitor design in VSI based drives requires careful optimization based on
the capacitance per unit volume, ripple current rating, temperature rating,
parasitic resistance and parasitic inductance offered by different capacitor
technologies.
4. Input reactor/filter
(a) Even though the grid input is somewhat inductive, the impedance offered
is generally not enough to limit the harmonic current drawn by a rectifier
type front-end. Therefore additional inductance is required at the rectifier
AC input: the line reactors used to improve the quality of the input currents
add to the weight, volume, and the cost of the system.
(b) VSI front-ends generate an AC voltage that is connected to the grid through
an inductor. Real and reactive power flow is controlled by varying the phase
angle and the magnitude of this voltage relative to the grid. The induc-
tor serves as a first-order filter that attenuates the PWM frequency compo-
nent(s), hence limiting the harmonic current. While not necessarily as large
as the inductor of a rectifier front-end, the input inductor is still ∼5–10%.
Using a higher-order filter (e.g. LCL instead of merely L) can reduce the
size and the cost of the inductors required [12].
4Overall, a VSI front-end offers the best regeneration capability and has the lowest
input reactor requirements among the AC/DC/AC voltage link systems. There is no
requirement of tuned filters either. In part due to now mature semiconductor technology,
and in part due to the relative cost of copper as well as the size of additional passive
components, the trend is toward using VSI front-ends. Such an arrangement where both
converters, the load-end and the front-end, are VSIs, is also known as a back-to-back
system. A back-to-back system will be treated as the state-of-the-art in this dissertation
henceforth. The following issues, pertinent to back-to-back systems, and present in all
VSI based solutions, deserve further discussion:
1.1.1 DC bus capacitor
As mentioned earlier, the DC bus capacitor needs to be sized to absorb the torque
ripple from the machine and to meet the ride through specifications. If the ride through
specifications are low to moderate, then the size of the capacitor is dictated by the task
of absorbing the torque ripple. This is illustrated in Fig. 1.2: a back-to-back drive fed
from a 480 V, 60 Hz, 3-phase AC voltage is driving a 460 V, 75 hp, 3-phase induction
machine. The DC bus voltage is controlled to 800 V and the motor speed is controlled
to 1800 rpm. In one case the DC bus capacitor is 30 µF per unit load current whereas
in the other case it is 5 µF per unit load current. The load torque steps from no-load
to rated torque Trated at t = 0.25 s, and again from Trated to −Trated at t = 0.50 s.
Both capacitors prove adequate in filtering the PWM frequency current at steady
state; however, the DC voltage perturbation in response to torque perturbations is much
higher in case of a small capacitor. Large swings in the DC bus voltage may trigger
overvoltage protection or send the drive into unintended overmodulation. More serious
consequences like device failure are also possible. To prevent undesirable phenomena
due to torque transients, a common practice is to size the capacitor to be a few tens of
microfarads per unit load current.
Film capacitors typically have high AC and DC voltage ratings, high ripple current
ratings, low equivalent series resistance (ESR) and low equivalent series inductance
(ESL). The life expectancy is very high and the failure mode is generally open-circuit
[13]. Additional reliability is achieved by the self-healing property. The aforementioned
features make film capacitors suitable for power electronic applications, and they are
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Figure 1.2: Effect of torque ripple on the DC bus voltage for different capacitor sizes.
indeed extensively used, exclusively so in many applications.
However, the amount of capacitance required in VSI based motor drives is generally
impractically large to be sourced entirely from film capacitors because of the volume,
weight, and cost considerations. Therefore aluminum electrolytic capacitors are also
used owing to their high capacitance density and low cost [13].
Ample experience with AC/DC/AC voltage link designs has identified the DC bus
electrolytic capacitor as a weak link [14, 15] in an otherwise elegant architecture. How-
ever, no capacitor technology is currently available to completely replace the aluminum
electrolytic capacitors in the VSI based drives without significantly increasing the cost
and the physical size.
1.1.2 Common-mode voltage and bearing currents
The voltages synthesized by voltage source inverters (VSIs) contain low- and high-
frequency common-mode components. The low-frequency common-mode components
are injected on purpose to improve the DC bus utilization [2]. The high-frequency
common-mode components, on the other hand, are simply a byproduct of the pulse
width modulation (PWM). Fig. 1.3 shows the time and frequency domain plots of the
common-mode voltage present in the output of a two-level VSI (2L-VSI).
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Figure 1.3: Common-mode voltage generated by a two-level VSI.
The common-mode components, by definition, do not contribute to the fundamental
current. But the parasitic capacitances existing between the stator windings and the
grounded frame (Cws), between the stator windings and the rotor iron (Cwr), and
between the rotor iron and the grounded frame (Cg) are excited by the high-frequency
common-mode voltage (CMV). The parasitic paths are illustrated in Fig. 1.4.
The high-frequency common-mode voltage causes several undesirable effects:
• In the common-mode equivalent circuit of Fig. 1.4(c), current flows from the motor
terminals into the ground through all of the following paths [3]:
– from the stator windings to the grounded frame via Cws, the parasitic cou-
pling between the stator windings and the frame;
– from the stator windings to the grounded frame via Cwr, the parasitic cou-
pling between the stator windings and the rotor iron, and Cg, the parasitic
coupling between the rotor iron and the frame;
– and from the stator windings to the grounded frame via Cwr and the bearings.
The stray ground current flowing through the aforementioned paths causes elec-
tromagnetic interference (EMI).
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Figure 1.4: Common-mode circuit of an AC induction motor.
8• The finite impedance offered by the combination of Cg and the bearing, and the
finite current through this impedance into the ground, cause a shaft voltage to
develop:
– Voltages as high as 40 V may develop [16, Section 31.4.4.3] raising safety
concerns.
– Sparks caused by shaft voltages may be detrimental in hazardous environ-
ments [17, 18].
• The bearing itself may appear as low to moderately resistive, or capacitive with
a low breakdown voltage [4]:
– Conduction-mode currents flow through the bearing when the common-mode
voltage switches [3, 4].
– Discharge-mode (EDM) currents flow through the bearing when the bearing
lubricant film breaks down, discharging the shaft voltage across the bear-
ing. These currents are typically larger than the conduction-mode bearing
currents [4, 6].
– Yet another type of bearing current, called the circulating bearing current,
may flow as a byproduct of the common-mode currents discussed so far —
this current, if it flows, circulates axially through the shaft and the frame via
the bearings [6, 9].
According to [4], even with 60 Hz sinusoidal voltages, 30% of all motor failures can
be attributed to bearing damage caused by bearing currents. A case study men-
tioned in [8] concludes that bearing damage related motor failures with modern
PWM inverters could be as high as seven times the older six-step drives resulting
in “increased downtime and depressed yields”. Researchers from academia [3,5,6]
and industry [4,7,8] have conclusively identified drive-induced bearing currents to
be a leading cause of mechanical failure and the disruptive effect of these currents
is acknowledged by National Electrical Manufacturers Association (NEMA) and
American National Standards Institute (ANSI) [16].
91.2 Direct AC/AC converters and matrix converters
Direct AC/AC conversion is a VFD paradigm that does not employ an intermediate DC
link. Cycloconverters [11] are direct AC/AC converters that synthesize a lower frequency
AC waveform from a higher frequency AC waveform and are used for niche applications,
especially at high power levels [19]. Direct matrix converters (DMCs) [20,21] are a class
of pulse width modulated (PWM) direct AC/AC converters in which four-quadrant
switches are controlled based on a modulation matrix M:
v∗out =Mvin (1.1)
Here v∗out is the desired output voltage. Provided M exists, output voltage vout,j is
synthesized by applying input voltage vin,i for Mij duration of a sampling/switching
interval over all i (PWM). Fig. 1.5 shows the block diagram of a direct matrix converter.
In this converter, the reactive elements are used only for filtering the PWM fre-
quency. Furthermore, the inductor and the capacitor shown in Fig. 1.5 form a second-
order filter, unlike a voltage link back-to-back converter system where the input inductor
functions as a first-order filter (unless a higher order filter is explicitly included). There-
fore, the reactive elements used in the direct matrix converter are potentially smaller
than VSI based drives [22–24].
The modulation of direct matrix converters can also be considered in the space
vector domain [25]. When modulated only using rotating vectors, the common-mode
output voltage in a DMC is identically equal to zero. Therefore, DMCs present a low-
passive and common-mode free alternative to VSI based drives. However, a poor voltage
transfer ratio of 0.50 excludes rotating vector modulated DMCs from most applications.
It should be noted that modulation using rotating vectors is equivalent to [20].
ACIM
Direct Matrix Converter
Input
Filter
Figure 1.5: A direct matrix converter drive.
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If stationary vectors are used for modulation, the voltage transfer ratio can be im-
proved to 0.866 (
√
3/2) at the expense of generating low- and high-frequency common-
mode output voltage. The injection of low-frequency common-mode voltage is explicit
in [21]. The same input-output behavior can be realized by yet another class of con-
verters known as indirect matrix converters (IMCs) shown in Fig. 1.6: this converter
structure has distinct front-end and load-end parts connected at a soft link — this link
is not a voltage/current stiff link, and ideally does not have any reactive components.
Therefore, it does not decouple the grid-side and the load-side converters. Since the
modulation philosophy of both, direct and indirect, PWM AC/AC converters is based
on generating the output voltage from linear combinations of the instantaneous input
voltages, as opposed to a decoupling DC voltage(s) derived from the input voltage, they
are collectively known as matrix converters (MCs) that stand distinct from AC/DC/AC
converters. References [25–29] provide comprehensive reviews of the advancements in
matrix converters since their inception. The aforementioned publications also include
discussions on converter topologies derived from the matrix converters of Figs. 1.5 and
1.6.
A voltage transfer ratio of
√
3/2 is achievable in direct and indirect matrix converters
only at the cost of high-frequency common-mode voltage generation at the output.
Input power factor can be controlled in both converters but the voltage transfer ratio
is reduced below
√
3/2.
Henceforth in this dissertation, a direct matrix converter (DMC) modulated using
the indirect transfer function approach of [25] would be referred to as conventional
direct matrix converter (CDMC) shown in Fig. 1.7. Huber’s indirect transfer function
approach [25] treats the converter of Fig. 1.7 as a current source rectifier (CSR) and a
voltage source inverter (VSI) connected at a hypothetical link. This hypothetical link
ACIM
Front−end VSI
Soft link
Input
Filter
Figure 1.6: An indirect matrix converter drive.
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can be made explicit resulting in a physical CSR-VSI structure of Fig. 1.6. This indirect
matrix converter would be referred to as conventional indirect matrix converter (CIMC)
in this dissertation. Conventional matrix converter (CMC) could mean either or both,
CDMC and CIMC henceforth.
In summary, matrix converters, direct and indirect (CDMC and CIMC), are pulse
width modulated AC/AC converters that require minimal reactive components. These
converters have a maximum voltage transfer ratio of
√
3/2 at unity input power fac-
tor, and lower while operating at non-unity input power factor. Furthermore, these
conventional matrix converters (CMCs) generate high-frequency common-mode output
voltage.
Figure 1.7: Conventional direct matrix converter (CDMC).
1.3 Common-mode and bearing current mitigation: state-
of-the-art
A number of active and passive solutions have been studied and employed to mitigate
the bearing currents or common-mode currents in general [8, 30, 31]. A simple solu-
tion is to add differential and/or common-mode impedance at the inverter output e.g.
load reactors and common-mode chokes. Of course, such a solution entails additional
components, and may even exacerbate the problem [8]. Shaft grounding brushes can
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be used to provide a path to the currents that would otherwise flow through the bear-
ings. On the other hand, a bearing insulation sleeve can be used to insulate the bearing
from the frame. Whether an alternative conduction path is provided, or the existing
conduction path is interrupted, the effectiveness of the solution is conditional upon pe-
riodic inspection and maintenance to ensure grounding integrity and/or the absence
of contaminants which may not always be practical. Yet another method to interrupt
the bearing currents is to use non-conductive ceramic bearings. The type of ceramic
bearings that effectively interrupt these currents are expensive and may have long lead
times. Furthermore, both, the insulating sleeve and the insulated ceramic bearings, do
not eliminate the shaft voltage that could pose dangers to personnel and in hazardous
environments. Unchecked shaft voltage may also cause bearing currents in the coupled
instruments and loads. Conductive grease can mitigate the more harmful discharge-
mode bearing currents; however, the conductive additive may separate at high speeds
or cause unintended wearing [8, 30].
A particularly well performing passive solution is an electrostatic shielded induction
motor (ESIM) [4] where an electrostatic shield of conductive material (copper) is applied
between the stator windings and the rotor windings. This shield is grounded, same as the
frame, effectively bypassing the distributed capacitance Cwr of Fig. 1.4(c). However, an
ESIM is expensive and difficult to implement [8] and is not commercially available [30].
Active common-mode current elimination measures work in closed-loop to negate
the common-mode voltage (CMV) generated by the power electronic converter. The
generated CMV is sensed and a proportional, but opposing, common-mode voltage
is applied such that no common-mode current can flow. Active cancelers [32] and
compensators [33] with significant reduction in the EMI and the shaft voltage have
been reported. Such techniques, however, employ linear amplifier circuits to generate
the compensating CMV — this leads to losses and additional thermal management
requirements. A dedicated power source for the active compensator may be required
for higher DC-link voltages. Furthermore, a common-mode transformer is still required
to impress the amplifier’s output on the drive system’s common-mode circuit.
All of the aforementioned solutions to address the problem of common-mode currents
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require components in addition to the basic drive system. The best performing tech-
niques are either non-standard and expensive and/or impose losses and thermal man-
agement requirements. Therefore, considerable research has been devoted to mitigating
common-mode voltage at the PWM converter itself. Reduction in the common-mode
voltage generated by the two-level inverter has been reported [34–37]. Compared to the
standard 2L-VSI, a lower common-mode voltage is inherent to multilevel inverters [38].
Further mitigation in multilevel inverters [39,40] has been demonstrated. Theoretically
complete elimination of the common-mode voltages for multilevel inverters has also
been demonstrated [41–44]. However, the strategies that provide complete elimination
do so by using only a limited set of available vectors, compromising either, or both, the
voltage transfer ratio and the output voltage harmonic distortion.
Research in conventional matrix converter modulation with the aim of mitigating
CMV has also been reported [45–54]. It should be noted that these strategies only
mitigate, not eliminate, the common-mode voltage. Additionally, the shortcomings of
matrix converters against back-to-back VSIs remain.
Yet another approach to common-mode voltage elimination has been open-end wind-
ing (OE Wdg.) drives wherein the stator windings are supplied from both ends. Several
VSI-derived implementations have been reported in the literature [55–59]. However,
the VSI-derived OE Wdg. drives still require a large capacitor to maintain the DC-link
voltage same as the conventional VSI based drives.
Gupta et al. demonstrated a direct matrix converter (DMC) based OE Wdg. drive
[60–64] that eliminated common-mode output voltage, and did not require any large
reactive components for operation. It also overcame the voltage transfer ratio and
input power factor control limitation of conventional matrix converters. Due to its
significant advantages, this idea has also received attention for driving generalized n-
phase machines [65–69] wherein the machine can have an arbitrary number of phases.
The same functionality as a direct matrix converter based open-end winding drive
can also be realized using an indirect matrix converter structure with some added ad-
vantages as described in the next section.
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1.4 Matrix converter based open-end winding drives with
common-mode elimination
In a drive system, a finite common-mode voltage results whenever the motor terminal
voltages do not add to zero:
vCM =
vA + vB + vC
3
(1.2)
where A,B,C are the motor terminals and vA, vB, vC are the motor terminal voltages.
As described by (1.1), a matrix converter applies the input voltages at the load terminals
according to a given modulation strategy. If the input voltages are balanced, and the
set of the output voltages is equal to the set of the input voltages at all instants, then
the output common-mode voltage is identically equal to zero.
1.4.1 Direct matrix converter based open-end winding drive with common-
mode elimination
Fig. 1.8 shows the block diagram of the direct matrix converter based open-end winding
(OE Wdg.) drive presented by Gupta et al. [60–64]. This drive consists of two direct
matrix converters (DMCs) feeding the two sets of terminals of an open-end winding
machine. The inductors and the capacitors form an LC filter to filter the input current
such that the grid current is sinusoidal. The damping component(s) and the clamp
circuits are not shown.
Figure 1.8: Block diagram of the direct matrix converter based open-end winding drive.
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For an open-end winding drive, the definition of the common-mode voltage is ex-
tended to the two sets of motor terminals:
vCM1 =
vA1 + vB1 + vC1
3
vCM2 =
vA2 + vB2 + vC2
3
(1.3)
where {A1, B1, C1} and {A2, B2, C2} are the two sets of motor terminals. The modula-
tion strategy in [60–64] uses synchronously rotating vectors to eliminate the common-
mode voltages vCM1 , vCM2 defined above. Synchronously rotating vectors are the voltage
vectors formed by the triplets (va, vb, vc), (vb, vc, va), (vc, va, vb), (va, vc, vb), (vc, vb, va),
and (vb, va, vc). These vectors rotate at ±ωi where ωi is the input angular frequency.
Without delving into the details of the modulation, it can still be seen that the common-
mode voltage generated at a given set of terminals is zero if a synchronous vector is ap-
plied at that set of terminals. If exclusively synchronous vectors are used to synthesize
the voltages at the two sets of terminals, the common-mode voltages vCM1 , vCM2 are
identically equal to zero.
The details of this DMC based OE Wdg. drive can be found in [60–64]. The major
advantages of this approach are:
1. The common-mode output voltage is zero, thus eliminating a major cause of motor
failure and other undesirable effects described in Section 1.1.2— an advantage over
voltage source inverters (VSIs) and conventional matrix converters (CMCs).
2. The bulky and unreliable DC bus capacitor is removed from the system — an
advantage over VSIs.
3. The voltage transfer ratio is increased to 1.50 — an advantage over CMCs.
4. The input power factor is controllable in a wide range without compromising the
voltage transfer ratio — an advantage over CMCs
1.4.2 Indirect matrix converter based open-end winding drives with
common-mode elimination
A direct matrix converter (DMC) connects the output phases directly to the input phases
according to the modulation strategy being used. An indirect matrix converter connects
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the output phases to the input phases at an intermediate link in the system — this link
is the output of a front-end converter and also the input of a load-end converter(s).
There could be many indirect matrix converter circuit topologies and several are
reviewed in references [27, 28]. This dissertation, however, only considers a limited set
of circuits and modulation techniques that can eliminate the output common-mode
voltage. The block diagrams of the indirect drives studied in this dissertation are shown
in Fig. 1.9.
Let us consider the ‘I-type’ indirect matrix converter (IMC) based open-end winding
(OE Wdg.) drive of Fig. 1.9(a). The circuit consists of three identical three-phase three-
level bridges. These bridges are constructed using the well known neutral point clamped
(NPC) three-level inverter structure, also known as the ‘I-type’ three-level inverter. One
of the three converters serves as the front-end whereas the remaining two serve as the
load-end converters. The inductors and the capacitors form a second-order LC filter to
filter the current drawn by the grid. The damping network is not shown. The front-
end converts the input voltages into intermediate link voltages; the load-end converters
modulate the link voltages to drive the machine.
Let the input terminals be denoted by a, b, c and let va, vb, vc be the balanced input
voltages. Let,
vmax = max(va, vb, vc)
vmin = min(va, vb, vc)
vmid = va + vb + vc︸ ︷︷ ︸
≡0
− vmax − vmin
(1.4)
The front-end converter arranges the input voltages by their instantaneous value to
output vmax, vmid, vmin at the link.
(va, vb, vc)
front-end−−−−−→ (vmax, vmid, vmin) (1.5)
It is easy to see that vmin ≤ vmid ≤ vmax, and that vmax + vmid + vmin = 0. The
load-end converters in Fig. 1.9(a) use the synchronous vectors formed by the triplets
(vmax, vmid, vmin), (vmid, vmin, vmax), (vmin, vmax, vmid), (vmax, vmin, vmid), (vmin, vmid, vmax),
and (vmid, vmax, vmin) to drive the machine. Since the set of the link voltages is also
the set of the input voltages ({vmax, vmid, vmin} = {va, vb, vc}) according to (1.4), the
common-mode voltages vCM1 , vCM2 are, once again, identically equal to zero.
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(a) I-type indirect matrix converter based open-end winding drive
(b) T-type indirect matrix converter based open-end winding drive
Figure 1.9: Block diagrams of the indirect matrix converter based open-end winding
drives considered: (a) I-type, and (b) T-type.
The drive of Fig. 1.9(a) uses the ‘I-type’ three-level inverter structure. Same func-
tionality can also be realized using the less common ‘T-type’ structure (also marketed
as ‘mixed’ NPC by at least one manufacturer), as shown in Fig. 1.9(b). This discussion
is applicable to both circuit topologies of Fig. 1.9.
The detailed circuit and the operation of these drives will be described in the next
chapter. However, it is important to note that the drives of Fig. 1.9 retain all the advan-
tages of their direct matrix converter counterpart described in the previous subsection.
In addition, the following advantages are unique to the indirect approach:
1. Intelligent commutation is possible without the need to sense current direction.
In the DMC based drive, current direction sensing is necessary for optimal com-
mutation, and it may be affected by noise [26].
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2. No clamp circuit is necessary for protection or to aid commutation. In contrast, at
least two three-phase fast recovery diode bridges and an additional DC capacitor
are necessary in the DMC based OE Wdg. drive.
3. Power semiconductor devices never switch a voltage higher than 86.6% of the
peak line-to-line voltage whereas in the DMC based drive, the maximum line-to-
line voltage is switched by the semiconductor devices.
4. A low-voltage-ride-through (LVRT) strategy similar to the one proposed in [70] can
be implemented for both, direct and indirect MC based OEWdg. drives. However,
in the case of the DMC based OE Wdg. drive, six additional IGBTs are required
to construct the grid isolator of [70] whereas in the indirect implementation, the
task of isolating the grid voltage sags can be performed by the front-end itself.
Therefore, the IMC based OE Wdg. drives of Fig. 1.9 support natural LVRT
integration.
This dissertation analyzes the direct and the indirect matrix converter based open-
end winding drives described above. Comparison of the matrix converters topologies
with each other, as well as with the state-of-the-art is included. The organization of
this dissertation is now described.
1.5 Organization of this dissertation
This chapter laid out the motivation for the matrix converter based open-end winding
drives. Elimination of the output common-mode voltage and the DC-link capacitor, and
a practical voltage transfer ratio are the primary advantages anticipated. Results from
the direct matrix converter based open-end winding drive have already been presented
in the literature by other authors. The next chapter presents the experimental results
demonstrating the operation of the two indirect matrix converter based open-end wind-
ing drives of Fig. 1.9. Before the experimental results are presented, the drive operation
is discussed in detail and the equivalence of the direct and the indirect approaches from
an input/output standpoint is established qualitatively. The advantages of the indirect
approach over the direct approach are also discussed in detail. Analysis and design of a
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third-order input current filter for all matrix converter based open-end winding drives
is also included in Chapter 2.
Chapter 3 will identify the best performing matrix converter based open-end wind-
ing drive among the direct (Fig. 1.8) and the two indirect (Fig. 1.9) topologies. This will
be accomplished by a comparison of the semiconductor losses, semiconductor require-
ments, passive element requirements, and input/output distortion over a wide range of
operating points.
The best performing matrix converter based open-end winding drive identified in
Chapter 3 will be compared against the state-of-the-art drive systems in Chapter 4.
The criteria will include semiconductor requirements and losses, passive element re-
quirements, and waveform quality. The comparison would be conducted over several
operating points for an AC induction motor (ACIM) load. The findings and the con-
tributions of this dissertation will be summarized in Chapter 5, which will also include
recommendations and avenues for further research.
Chapter 2
Matrix converter based open-end
winding drives: part 1
This chapter describes the development and the operation of matrix converter based
open-end winding drives. Output voltage synthesis using space vector PWM (SVPWM),
common-mode elimination, input power factor control, and the commutation strategy
are discussed. Although the focus here is on the indirect topologies of Fig. 1.9, the
ideas are equally applicable to the direct topology of Fig. 1.8 [60–64] as shown in a later
section.
In addition to the semiconductor devices, the open-end winding drives discussed
also require an input filter such that the current drawn from the grid is free of the
high-frequency harmonics caused by the PWM operation. A second-order LC filter is
commonly used in matrix converters. The design and optimization of a third-order filter
with superior performance is also discussed in this chapter. This filter is applicable to
all three topologies of Figs. 1.8 and 1.9.
2.1 Development of matrix converter based open-end wind-
ing drives for common-mode elimination
The early work of Alesina and Venturini [20] demonstrated a direct matrix converter
where the set of the output voltages was always equal to the set of the input voltages,
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i.e. the following conditions were met:
• No output phase is open (necessary for a typical motor/inductive load).
• No two input phases are connected to the same output phase (necessary for a
typical ac voltage input).
• No two output phases are connected to the same input phase.
The first two conditions are fundamental for circuit operation whereas the last con-
dition is a property of the modulation technique used for the three-phase-to-three-phase
converter [20]. Combined, the three conditions can be stated as: every output phase
is connected to a unique input phase at all times. Since balanced input voltages add
to zero, so do the output voltages of such a converter. Therefore the common-mode
voltage is, by definition, zero.
However, the maximum voltage transfer ratio of this converter was impractically low,
and future work in matrix converter technology focused on the modulation techniques
with a higher voltage transfer ratio.
Mohapatra and Mohan [60] recognized that a strategy such as described above can
be used to eliminate the common-mode voltage, and that the machine could be run
in an open-end winding (OE Wdg.) configuration from two direct matrix converters
to improve the voltage transfer ratio. The possibility of an indirect implementation to
reduce the switching losses was also identified [71]. If found feasible, these drives would
eliminate the output common-mode voltage at practical voltage transfer ratios, as well
as significantly reduce the reactive components required for operation.
Gupta developed the modulation strategy and the input power factor control strat-
egy further and demonstrated a direct matrix converter based open-end winding drive
with common-mode elimination [61–64] shown earlier in Fig. 1.8. Gupta further con-
cluded that the modulation strategy for the direct matrix converter based drive could
be tailored to the indirect implementation [64], and listed reduced switching losses and
simplified protection clamp circuit as the possible advantages of the indirect implemen-
tation.
The present author published an analysis of the modulation technique for the indi-
rect drive and also proposed a reduced four-step intelligent commutation scheme [72].
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Experimental validation of a single-ended indirect matrix converter drive with common-
mode elimination was provided in [73]. This drive was a reduced version of the drive in
Fig. 1.9(a) and is shown in Fig. 2.1.
Figure 2.1: An indirect matrix converter based drive with common-mode elimination.
Although the voltage transfer ratio of the drive in Fig. 2.1 is limited to 0.50, it served
to validate the feasibility of the indirect approach. In this chapter, the detailed theory
of operation of the indirect matrix converter based open-end winding drives of Fig. 1.9
will be developed including the output voltage synthesis, input power factor control,
details of the switching circuit and the commutation of the switches. The parallels with
the direct matrix converter drive will be drawn qualitatively. A third-order filter for
matrix converters will be proposed and optimized. The indirect approach and the filter
design will be verified using experimental results, concluding the chapter.
2.2 Theory of operation
To facilitate the discussion, the space vector pulse width modulation (SVPWM) of a
direct matrix converter (single-ended) with common-mode elimination is first described,
followed by the slightly more complex modulation of the indirect matrix converter based
open-end winding drives.
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2.2.1 SVPWM of a direct matrix converter with common-mode elim-
ination
Space vector transform maps a set of three-phase balanced quantities (typically voltages
and currents) to a vector in the complex plane. Let fSV be the space vector transform.
fSV : R
3 → C (2.1)
The value of the function fSV corresponding to a given argument is typically called
the space vector of the argument, or simply argument-space-vector. E.g. let {va, vb, vc}
be a set of three-phase balanced voltages at the input of a matrix converter, and let
fSV(va, vb, vc) = ~vabc ∈ C. ~vabc is simply called the input voltage space vector. Equation
(2.2) defines the space vector transform.
~vabc = va + vb e
j2π/3 + vc e
−j2π/3 (2.2)
Let the input voltages be,
va = v̂a cos(ωit)
vb = v̂a cos(ωit− 2π/3)
vc = v̂a cos(ωit+ 2π/3)
(2.3)
where v̂a is the amplitude of the input phase-to-neutral voltage and ωi is the angular
frequency. Substituting the above in (2.2) yields,
~vabc = 1.5 v̂a e
jωit (2.4)
= |~vabc| ejωit
The vector ~vabc has a constant magnitude and it rotates in the complex plane at a
rotational speed of ωi. The argument of the vector ~vabc is the triplet (va, vb, vc). The
vectors formed by the triplets (vb, vc, va) and (vc, va, vb) also rotate at a speed ωi in the
complex plane (positive sequence vectors). The vectors formed by triplets (va, vc, vb),
(vc, vb, va), and (vb, va, vc), on the other hand, rotate at a speed −ωi in the complex
plane (negative sequence vectors). This is illustrated in Fig. 2.2. These vectors formed
by the triplets of the set of the input voltages that rotate at ±ωi in the complex plane
are called synchronous vectors henceforth. Unless otherwise mentioned, the modulation
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va vb vc
0.5 1.0
+ve seq.
−ve seq.
~vabc
~vbca
~vcab
~vacb
~vcba
~vbac
Figure 2.2: Positive sequence (~vabc, ~vbca, ~vcab) and negative sequence (~vacb, ~vcba, ~vbac)
space vectors with magnitudes normalized by |~vabc|.
of matrix converters considered in this dissertation uses only synchronous vectors so
that common-mode elimination is achieved.
The purpose of a modulation strategy is to synthesize a set of balanced three-phase
variable frequency output voltages. Let the desired output voltages be v∗A, v
∗
B, v
∗
C with
an amplitude v̂∗A and an angular frequency ω
∗
o . Similar to the input, an output voltage
space vector ~v∗ABC can be defined:
~v∗ABC = 1.5 v̂
∗
A e
jω∗o t+ψo (2.5)
= |~v∗ABC | ejω
∗
o t+ψo
where ψo is an arbitrary angle. In general, the output voltage amplitude and frequency
will be controlled by the drive controller and the desired output voltage vector could
simply be called ~v∗. Either or both, the positive and the negative sequence vectors can
be used for output voltage synthesis. For now, we will use only one set. Let {~v1, ~v2, ~v3}
either be the set {~vabc, ~vbca, ~vcab} or the set {~vacb, ~vcba, ~vbac}. Let λ1, λ2, λ3 be such that∑
1,2,3 λi = 1, and λi ∈ [0, 1] for all i. The desired voltage can be synthesized if λi could
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0.5 1.0
~v1
~v2
~v3
~v∗
Figure 2.3: Output voltage synthesis.
be found such that:
~v∗ = λ1~v1 + λ2~v2 + λ3~v3 (2.6)
It is seen from (2.6) that ~v∗ is a convex combination of the vectors ~v1, ~v2, ~v3. There-
fore for λi to exist, ~v
∗ must lie within the convex hull of the vectors ~v1, ~v2, ~v3. This
is illustrated in Fig. 2.3, where the dashed triangle is the convex hull of the vectors
~v1, ~v2, ~v3. Since ∠~v∗ is arbitrary, the maximum possible magnitude of ~v∗ is the radius of
the largest circle that can be inscribed within the dashed triangle (incircle) of Fig. 2.3.
For space vectors separated by 2π/3, the radius of such a circle is half the length of the
space vectors. Therefore, the voltage transfer ratio is limited to 0.50, when using either
the vectors {~vabc, ~vbca, ~vcab} or the vectors {~vacb, ~vcba, ~vbac} for output voltage synthesis.
Having established that using one set of vectors limits the voltage transfer ratio to
0.50, it is easy to see that using both sets simultaneously cannot extend this limit. The
vector diagram in Fig. 2.2 is drawn at an arbitrary value of ωit. The two sets of vectors
coincide every π radians of the input voltage cycle. Since both sets of vectors become
identical, it follows from the above discussion that the voltage transfer ratio cannot be
increased beyond 0.50 at those instants. Therefore, in general, the voltage transfer ratio
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a
b
c
A B C
Figure 2.4: Applying vector ~vacb at the output terminals — the dark IGBTs are turned
ON and the grayed IGBTs are turned OFF.
cannot be increased beyond 0.50.
If the vector ~v∗ lies within the incircle, then the output will be synthesized by
applying vector ~vi for λi fraction of some interval. A vector ~vi is applied in this case by
turning the appropriate switches ON, e.g. to apply the vector ~vacb, output phase A is
connected to the input phase a, output phase B to the input phase c, and output phase
C to the input phase b, by switching the appropriate switches ON and turning all the
other switches OFF as shown in Fig. 2.4.
The equation (2.6) and the constraint that
∑
λi = 1 can be rewritten as:
λ1Re(~v1) + λ2Re(~v2) + λ3Re(~v3) = Re(~v
∗) (2.7)
λ1Im(~v1) + λ2Im(~v2) + λ3Im(~v3) = Im(~v
∗) (2.8)
λ1 + λ2 + λ3 = 1 (2.9)
⇒

Re(~v1) Re(~v2) Re(~v3)
Im(~v1) Im(~v2) Im(~v3)
1 1 1


λ1
λ2
λ3
 =

Re(~v∗)
Im(~v∗)
1
 (2.10)
λi can be calculated by solving (2.10).
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Common-mode elimination principle
Assuming that |~v∗| ≤ 0.50 |~vabc|, λi can be found by solving (2.10). The output voltage
is synthesized by applying a vector ~vi for λi fraction of some interval. This interval is the
switching time period of the pulse width modulation and is decided based on semicon-
ductor losses, control bandwidth and input/output harmonic distortion considerations.
During any λi fraction of the switching time period, the set of the output voltages
is same as the set of the input voltages since every output phase is connected to a
unique input phase ({vA, vB, vC} = {va, vb, vc}). Since
∑
a,b,c vi = 0, it follows that∑
A,B,C vj = 0 and therefore vCM = 0.
2.2.2 Indirect matrix converter based OE Wdg. drives: topologies
Structure of the direct matrix converter based open-end winding drive
The previous subsection described a direct matrix converter (DMC) based drive for
driving wye- or delta-connected machines. The block diagram of the DMC based open-
end winding drive is reproduced in Fig. 2.5 below. The main filter components are
shown but the damping resistor and the protection clamp circuit are not shown here.
Figure 2.5: Block diagram of the direct matrix converter based open-end winding drive.
Let the machine terminals be called A1, B1, C1 and A2, B2, C2. Since the motor
currents cannot be interrupted, every motor terminal is connected to an input phase
at all times. In general, vj ≶ vi for j ∈ {A1, B1, C1,A2, B2, C2} and i ∈ {a, b, c}.
Further, the motor currents (:= iA, iB, iC) could be positive or negative. Therefore the
switches connecting an input phase to an output phase must be able to block forward
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Figure 2.6: Four-quadrant switch using one IGBT and a diode bridge.
and reverse voltages, and must be able to conduct forward and reverse currents. Such
a switch, that can block forward and reverse voltages and conduct forward and reverse
currents is called a ‘four-quadrant switch’. Fig. 2.6 shows a possible realization of a
four-quadrant switch using an IGBT and a diode bridge.
Any current flowing through the switch of Fig. 2.6 has to overcome the ON-state
voltage drop of three semiconductor devices. A four-quadrant switch formed by two
common-emitter IGBTs and their freewheeling diodes offers lower conduction losses be-
cause the current flows though two semiconductor devices as opposed to three. Therefore
the common-emitter IGBT is more common in matrix converter applications, although
other realizations of a four-quadrant switch are also possible [26].
Fig. 2.7 shows the details of a typical DMC phase leg built with common-emitter
IGBT four-quadrant switches. Output phase j can be connected to the input phase
i using the switches Sij,1, Sij,2. Three such legs form the direct matrix converter of
Fig. 1.7, which is redrawn in Fig. 2.4.
The clamping diodes Dclamp,j , D
′
clamp,j are also shown in Fig. 2.7. These diodes
provide a path to the motor currents when all switches Sij,1, Sij,2 are turned OFF,
intentionally or otherwise. In absence of the clamping diodes, interrupting the motor
currents would cause detrimental overvoltages and destroy the power converter. Each
motor terminal requires two clamping diodes capable of handling the rated load current
and capable of blocking the peak line-to-line input voltage. The cathodes of the top
clamping diodes are tied together and so are the anodes of the bottom clamping diodes.
A DC capacitor, called the clamp capacitor Cclamp is connected across the cathodes of
the top diodes and the anodes of the bottom diodes. A voltage equal to or greater than
the peak of the input line-to-line voltage appears across Cclamp due to the boost converter
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vb
vc
max(va, vb, vc)
min(va, vb, vc)
Saj,1
Daj,1
Saj,2
Daj,2
Sbj,1
Dbj,1
Sbj,2
Dbj,2
Scj,1
Dcj,1
Scj,2
Dcj,2
Dclamp ,j
D′clamp ,j
Figure 2.7: Phase leg of a direct matrix converter.
action of the power converter, clamp diodes, and the stator leakage inductances. Since
the flow of energy into this capacitor is unidirectional, a discharging resistor Rclamp is
required to limit the voltage, unless an energy recovery circuit is in place. Such a circuit
can be used to power the auxiliary loads or to provide limited low-voltage-ride-through
(LVRT) [22]. To avoid static power dissipation in the resistor Rclamp, it could be wired
in series with a switch Sclamp that would turn ON only when the clamp capacitor voltage
exceeds a certain limit. This configuration is similar to the brake IGBT and resistor
used with VSIs.
The circuit diagram of the DMC OE Wdg. drive is shown in Fig. 2.8. The clamp
circuit is not shown. The power processing and circuit protection requirements of this
drive are summarized in Table 2.1. The filtering and instrumentation requirements
would be discussed later.
Structure of the indirect matrix converter based open-end winding drives
A direct matrix converter based drive connects a given output phase directly to the
appropriate input phase, as dictated by the modulation logic (e.g. application of the
vector ~vacb at the machine terminals shown in Fig. 2.4). An indirect matrix converter
connects the output phases to the input phases at an intermediate link. This distinction
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Component Quantity
IGBTs with freewheeling diodes 36
SemiconductorsClamping diodes 12
Clamp capacitor discharge switch 1
Clamp capacitor 1
Passives
Clamp capacitor discharge resistor 1
Table 2.1: Power processing and circuit protection requirements of a DMC based open-
end winding drive.
Figure 2.8: Circuit diagram of the direct matrix converter based open-end winding
drive.
was described in Section 1.4.2 and the topologies of Figs. 1.9(a) and 1.9(b) were briefly
discussed. Fig. 1.9(a) is reproduced in Fig. 2.9 below.
The drive of Fig. 2.9 has a front-end converter that generates the link voltages
va
vb
vc
vmax
vmid
vmin
Figure 2.9: I-type indirect matrix converter based open-end winding drive.
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(vmax, vmid, vmin) from the input voltages (va, vb, vc). Equations (1.4) and (1.5) describ-
ing the front-end’s action are also reproduced below.
vmax = max(va, vb, vc)
vmin = min(va, vb, vc)
vmid = va + vb + vc︸ ︷︷ ︸
≡0
− vmax − vmin
(va, vb, vc)
front-end−−−−−→ (vmax, vmid, vmin)
(2.11)
Operation of the front-end converter is illustrated in Fig. 2.10. It is seen that the
front-end switches every π/3 radians (60◦) of the input voltage cycle.
Henceforth, these 60◦ intervals would be called the ‘sectors of the input voltage’ or
the ‘input voltage sectors’, or simply ‘sectors’ when the meaning is unambiguous. Within
pi/3 2pi/3 pi 4pi/3 5pi/3
(a) Balanced three-phase voltages are input to the
front-end
pi/3 2pi/3 pi 4pi/3 5pi/3
(b) vmax, vmid, vmin output by the front-end
vmax
vmid
vmin
va
(c) Front-end outputs vmax, vmid, vmin with the input voltage va
(bottom) for reference
Figure 2.10: Typical front-end (a) inputs and (b) outputs. (c) Experimental results for
a 100 Volt, 60 Hz three-phase input.
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a given sector, the mapping from the input voltages (va, vb, vc) to the link voltages
(vmax, vmid, vmin) is constant. The boundary between the sectors is marked by the zero
crossings of the line-to-line voltages. Table 2.2 defines the input voltage sectors as a
function of ∠~vabc.
Within a sector, the set of link voltages {vmax, vmid, vmin} is a set of three-phase
balanced voltages with the same amplitude as the input voltages va, vb, vc. If a given
set of output voltages can be synthesized from the three-phase input, then the same set
can also be synthesized from the link voltages. This idea is central to the adaptation of
Gupta’s modulation strategy [61–64] for direct matrix converter based open-end winding
drive to the indirect matrix converter based open-end winding drives presented in this
dissertation.
The load-end converters use the link voltages to generate a variable frequency output.
The instantaneous load current could be positive or negative. However, the voltage at
a given motor terminal cannot exceed vmax; nor could it be lower than vmin.
vj ≤ vmax
vj ≶ vmid
vj ≥ vmin
ij ≶ 0
j ∈ {A1, B1, C1, A2, B2, C2} (2.12)
Therefore, the four-quadrant switch of Fig. 2.6 or Fig. 2.7 is not necessary to connect
vmax and vmin to a given output phase. Furthermore, the conditions of (2.12) are also
applicable to the input voltages. In fact, the circuit topology requirements of the front-
end and the load-end converters are identical.
A three-level inverter generates a variable frequency AC output voltage by connect-
ing an output phase to one of the three voltage inputs VDC , 0,−VDC where VDC > 0.
The load current is an AC quantity and could be positive or negative. Since vmin ≤
vmid ≤ vmax and ii, ij ≶ 0 for all input and output phases, a three-level inverter structure
∠~vabc [0, π/3) [π/3, 2π/3) [2π/3, π) [π, 4π/3) [4π/3, 5π/3) [5π/3, 2π)
Sector I II III IV V VI
Table 2.2: Definition of the input voltage sectors.
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can be used for the indirect matrix converter based open-end winding drive as shown
in Fig. 2.11 for output phase A1. Since the circuit topologies of Fig. 2.11 are sometimes
called ‘I-type’ and ‘T-type’ in the context of three-level inverters, the corresponding
indirect MC based OE Wdg. drives shall also be called ‘I-type’ and ‘T-type’. The block
diagram of the I-type indirect matrix converter based open-end winding drive is shown
in Fig. 1.9(a) and again in Fig. 2.9; the block diagram of the T-type indirect matrix
converter based open-end winding drive is shown in Fig. 1.9(b). The detailed circuit
diagrams of the two topologies are shown in Fig. 2.12. Damping resistor and protection
circuits are not shown.
iA
vmax
vmid
vmin
S1,A1 D1,A1
S2,A1 D2,A1
S3,A1 D3,A1
S4,A1 D4,A1
D′2,A1
D′3,A1
(a) I-type
S1,A1
D1,A1
S2,A1
D2,A1 S3,A1
D3,A1
S4,A1
D4,A1
iA
vmax
vmid
vmin
(b) T-type
Figure 2.11: Phase legs of the indirect matrix converter based open-end winding drives
using (a) the I-type and (b) the T-type three-level inverter structures.
Clamp circuit elimination principle
The input currents of a matrix converter are sinusoidal only in an average sense —
the instantaneous currents have a fundamental component at the input frequency and
harmonics at the switching frequency and higher. To ensure a sinusoidal input current,
a filter is included. A second order LC filter with some necessary damping is commonly
used.
In the indirect drives of Fig. 2.12, the LC filter could have been connected at the
circuit input same as the DMC OE Wdg. drive of Fig. 2.8. However, if the filter
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(a) Circuit diagram of the I-type indirect matrix converter based open-end winding drive
(b) Circuit diagram of the T-type indirect matrix converter based open-end winding drive
Figure 2.12: Circuit diagrams of the indirect matrix converter based open-end winding
drives (a) I-type and (b) T-type.
capacitors are placed at the link as shown in Figs. 1.9, 2.9 and 2.12, the freewheeling
diodes of the IGBTs ensure a path for the motor currents into the filter capacitors in
event of commutation failure. Therefore the freewheeling diodes also serve as clamping
diodes and the filter capacitors also serve as the clamp capacitor. Furthermore, the
voltage across the filter capacitors in the indirect case is dictated by the input voltage
and the front-end, and energy can flow in and out of these capacitors, leaving no room
for static losses in the clamp resistor (Rclamp) discussed earlier.
Hence a clamp circuit is no longer necessary in the indirect matrix converter based
open-end winding drives. Of course, a brake IGBT and resistor should still be included
to stop the motor and discharge the filter capacitors in the event of control failure.
Tables 2.3 and 2.4 summarize the power processing and the circuit protection require-
ments of the indirect matrix converter based open-end winding drives. The filtering and
instrumentation requirements would be discussed later.
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Component Quantity
IGBTs with freewheeling diodes 36
SemiconductorsNeutral point clamping diodes 18
Brake IGBT 1
Brake resistor 1 Passives
Table 2.3: Power processing and circuit protection requirements of the I-type indirect
MC based open-end winding drive.
Component Quantity
IGBTs with freewheeling diodes 36
Semiconductors
Brake IGBT 1
Brake resistor 1 Passives
Table 2.4: Power processing and circuit protection requirements of the T-type indirect
MC based open-end winding drive.
2.2.3 SVPWM of the indirect matrix converter based open-end wind-
ing drives for common-mode elimination
As explained in the last section, the front-end generates a set of balanced three-phase
voltages. Similar to the input voltages, space vectors can be defined for the link voltages
generated by the front-end:
~vxdn = vmax + vmid e
j2π/3 + vmin e
−j2π/3
~vdnx = vmid + vmin e
j2π/3 + vmax e
−j2π/3
~vnxd = vmin + vmax e
j2π/3 + vmid e
−j2π/3
~vxnd = vmax + vmin e
j2π/3 + vmid e
−j2π/3
~vndx = vmin + vmid e
j2π/3 + vmax e
−j2π/3
~vdxn = vmid + vmax e
j2π/3 + vmin e
−j2π/3
(2.13)
In the odd sectors (sectors I, III and V of Table 2.2), the voltages (vmax, vmid, vmin)
appear as positive sequence and the set of vectors {~vxdn, ~vdnx, ~vnxd} rotates at an speed
ωi; in the even sectors (II, IV, VI), the same voltages appear as negative sequence and
the set {~vxdn, ~vdnx, ~vnxd} rotates at an speed −ωi. This is illustrated in Fig. 2.13.
The set {~vxnd, ~vndx, ~vdxn} rotates opposite to the set {~vxdn, ~vdnx, ~vnxd} in all sectors,
appearing as positive sequence in even sectors and negative sequence in odd sectors.
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Figure 2.13: Vector diagram of the vectors {~vxdn, ~vdnx, ~vnxd}.
Therefore, in all sectors, a set of counterclockwise rotating vectors and a set of clockwise
rotating vectors is available for output voltage synthesis.
Let {~v1, ~v2, ~v3} be a set of vectors available for output voltage synthesis. {~v1, ~v2, ~v3}
could either be {~vxdn, ~vdnx, ~vnxd}, or {~vxnd, ~vndx, ~vdxn}. Although there is no restriction
on using both sets of link voltage vectors, only one set will be considered first. Fig. 2.14
shows the vectors diagram of the vectors available for output voltage synthesis in the
open-end winding drive. Vectors ~v1, ~v2, ~v3 are available at both ends of the machine.
Since applying a vector ~vi at one end and applying a vector ~vj at the other end is
equivalent to applying ~vi − ~vj , the vectors ~v1,1, ~v1,2, ~v1,3, ~v2,1, ~v2,2, ~v2,3, ~v3,1, ~v3,2, ~v3,3 are
effectively available, where ~vij denotes ~vi − ~vj . The zero vectors ~v1,1, ~v2,2, ~v3,3 are not
marked in Fig. 2.14.
The hexagon enclosing the vector diagram of Fig. 2.14 is the convex hull of the
effective vectors ~v1,2, . . . These vectors have a magnitude
√
3 times the magnitude of the
link voltage vectors ~vxdn, . . . and the radius of the incircle of the hexagon is 1.5. The
magnitude of the link voltage vectors is equal to the magnitude of the input voltage
vectors ~vabc, . . . — therefore an output voltage up to 1.5 times the input voltage can be
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Figure 2.14: Vector diagram of the vectors available for output voltage synthesis.
synthesized.
Let the desired output voltage vector be ~v∗. Let λ11, λ12, λ13 and λ21, λ22, λ23 be:∑
1,2,3 λ1i = 1,
∑
1,2,3 λ2j = 1, and λ1i, λ2j ∈ [0, 1] ∀ i, j ∈ {1, 2, 3}.
~v∗ = λ11~v1 + λ12~v2 + λ13~v3︸ ︷︷ ︸
=~vA1B1C1
−(λ21~v1 + λ22~v2 + λ23~v3︸ ︷︷ ︸
=~vA2B2C2
) (2.14)
The decomposition of the above equation into real and imaginary parts yields two
equations. The conditions that
∑
1,2,3 λ1i = 1,
∑
1,2,3 λ2j = 1, yield two more. Four
equations are insufficient to uniquely determine all λ.
Let the target vector ~v∗ lie in the π/3 sector1 formed by the vectors ~v1,3 and ~v1,2, and
the incircle of the hexagon in Fig. 2.14. ~v∗ can be synthesized by a convex combination
1The sector in this case is different from the input voltage sector.
38
σ of the vectors ~v1,3, ~v1,2 and a zero vector:
~v∗ = σ1~0 + σ2~v1,2 + σ3~v1,3 (2.15)
= σ1~v1 + σ2~v1 + σ3~v1 − (σ1~v1 + σ2~v2 + σ3~v3) (2.16)
= ~v1 − (σ1~v1 + σ2~v2 + σ3~v3) (2.17)
The zero vector in (2.16) was chosen to be ~v1,1. This is equivalent to choosing
λ11 = 1, λ12 = 0, λ13 = 0 in (2.14). The equation (2.17) can be solved for unique σi.
Equation (2.17) further indicates that the modulation strategy will apply a constant
vector ~v1 at the set of terminals A1, B1, C1 and a combination of the vectors ~v1, ~v2, ~v3 at
the other set of terminals A2, B2, C2. The choice of zero vector in (2.16) eliminates the
switching losses in the load-end converter feeding the set of terminals A1, B1, C1. The
synthesis of ~v∗ is illustrated in Fig. 2.15.
~v1
−~v2
~v1,2
~v∗
−σ1~v1
−σ2~v2
−σ3~v3
0.5 1.0 1.5
Figure 2.15: Synthesis of the output voltage vector.
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The choice of the constant vector varies with the sectors2, and between converters.
For instance, if the vector ~v∗ were to lie between the vectors ~v1,2 and ~v3,2, a constant
vector ~v2 would be applied by the load-end converter at the set of terminals A2, B2, C2.
In general, if ~v∗ lies in the convex hull of the origin and the adjacent vectors ~vki, ~vkj , the
vector ~vk would be applied at terminals A1, B1, C1 by that load-end converter for the
entire time the vector ~v∗ stays within that convex hull. Similarly, if ~v∗ lies in the convex
hull of the origin and the adjacent vectors ~vik, ~vjk, the vector ~vk would be applied at
terminals A2, B2, C2.
Power factor control
Let (~v1, ~v2, ~v3) = (~vxdn, ~vdnx, ~vnxd). Let ~v
∗ be as shown in Fig. 2.15. According to (2.17),
~v∗ would be synthesized by applying the vector ~vxdn at the terminals A1, B1, C1, and
synthesizing the vector ~vxdn−~v∗ at the terminals A2, B2, C2 using a convex combination
(σ1, σ2, σ3) of the vectors (~vxdn, ~vdnx, ~vnxd).
~v∗ = ~vxdn − (σ1~vxdn + σ2~vdnx + σ3~vnxd) (2.18)
Assume steady state. Let the equivalent load impedance be |Z|∠φload. Let the
load currents be iA, iB, iC . Further, let iA, iB, iC be purely sinusoidal. Let ~iABC =
fSV(iA, iB, iC) etc. Let ix, id, in be the switching cycle averaged currents drawn by the
load-end converters from the link. From (2.18),
ix = iA − (σ1iA + σ2iC + σ3iB)
id = iB − (σ1iB + σ2iA + σ3iC)
in = iC − (σ1iC + σ2iB + σ3iA)
(2.19)
Let ~ixdn = fSV(ix, id, in). From a space vector transform on the equation above:
~ixdn =~iABC − (σ1~iABC + σ2~iCAB + σ3~iBCA) (2.20)
Substituting ~iBCA =~iABCe
−j2π/3,~iCAB =~iABCe
j2π/3
~ixdn =~iABC(1− σ1 − σ2ej2π/3 − σ3e−j2π/3) (2.21)
2The sector in this case is different from the input voltage sector.
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Substituting ~vdnx = ~vxdne
−j2π/3, ~vnxd = ~vxdne
j2π/3 in (2.18)
~v∗ = ~vxdn(1− σ1 − σ2e−j2π/3 − σ3ej2π/3) (2.22)
Substituting ~iABC = (~v
∗∠− φload)/|Z| in (2.21) and using (2.22)
~ixdn =
~vxdn∠− φload
|Z| ×(
1− σ1 − σ2ej2π/3 − σ3e−j2π/3
)(
1− σ1 − σ2e−j2π/3 − σ3ej2π/3
)
=
~vxdn∠− φload
|Z|
∣∣∣1− σ1 − σ2e−j2π/3 − σ3ej2π/3∣∣∣2︸ ︷︷ ︸
∈R
=
~vxdn∠− φload
|Z|
( |~v∗|
|~vxdn|
)2
from (2.22)
= m2
~vxdn∠− φload
|Z| (2.23)
where m is the voltage transfer ratio since |~vxdn| = |~vabc|. In the derivation above,
the direction of rotation of the set {~vxdn, ~vdnx, ~vnxd} has not been invoked. Therefore,
repeating the same derivation for the other set, {~vxnd, ~vndx, ~vdxn}, would yield identical
result — for a lagging load, the link current vector~ixdn lags the link voltage vector ~vxdn
by the load power factor angle. The currents ix, id, in can be calculated by the inverse
space vector transform:
(ix, id, in) = f
−1
SV (
~ixdn) (2.24)
Knowing the relationship between the input voltages and the link voltages, the link
currents can be mapped to the input currents e.g. in sector I (of the input voltage),
(ia, ib, ic) = (ix, id, in) whereas in sector II, (ia, ib, ic) = (id, ix, in), etc. Note that ia, ib, ic
are the switching cycle averaged input currents. The input voltages and switching cycle
averaged currents are plotted in Fig. 2.16 for modulation using the set {~vxdn, ~vdnx, ~vnxd}
for an inductive load.
The piecewise sinusoidal input current illustrates an important property of the mod-
ulation — in the odd sectors, where the voltages (vmax, vmid, vmin) appear as positive
sequence voltages, the input current lags the input voltage; in the even sectors where
the voltages (vmax, vmid, vmin) appear as negative sequence voltages, the input current
41
I II III IV V VI
Figure 2.16: Input voltage and currents for modulation using the set {~vxdn, ~vdnx, ~vnxd}
for an inductive load. Bold black waveform is the input voltage va, bold red waveform
is the input current ia.
leads the input voltage. Therefore modulation using positive sequence link voltage re-
sults in an input power factor equal to the load power factor whereas modulation using
negative sequence link voltages results in an input power factor opposite of the load
power factor. Which triplet of voltages between (vmax, vmid, vmin) and (vmax, vmin, vmid)
is positive sequence and which one is negative is determined by the instantaneous sector
of the input voltage. Furthermore, to achieve power factor control at the input, both
sets must be used. Let,
Vpos =
{
[~vxdn ~vdnx ~vnxd]
T odd sectors
[~vxnd ~vndx ~vdxn]
T even sectors
(2.25)
Vneg =
{
[~vxnd ~vdxn ~vndx]
T odd sectors
[~vxnd ~vndx ~vdxn]
T even sectors
(2.26)
Λ1,pos =
{
[λ1,xdn λ1,dnx λ1,nxd] odd sectors
[λ1,xnd λ1,ndx λ1,dnx] even sectors
(2.27)
Λ1,neg =
{
[λ1,xnd λ1,dxn λ1,ndx] odd sectors
[λ1,xdn λ1,ndx λ1,dnx] even sectors
(2.28)
Λ2,pos =
{
[λ2,xdn λ2,dnx λ2,nxd] odd sectors
[λ2,xnd λ2,ndx λ2,dnx] even sectors
(2.29)
Λ2,neg =
{
[λ2,xnd λ2,dxn λ2,ndx] odd sectors
[λ2,xdn λ2,ndx λ2,dnx] even sectors
(2.30)
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Let α : α ∈ [0, 1] be the power factor control parameter. The target output voltage
vector ~v∗ is synthesized using both sets of vectors:
~v∗ = α(Λ1,pos −Λ2,pos)Vpos + (1− α)(Λ1,neg −Λ2,neg)Vneg (2.31)
By varying α, it is possible to control the input power factor angle continuously in
[−φload,+φload] where φload is the load power factor angle.
Common-mode elimination principle
Equation (2.31) expresses the target output vector as a convex combination of all vectors
available for synthesis. These vectors are {~vxdn, ~vdnx, ~vnxd} and {~vxnd, ~vndx, ~vdxn}. All
of these vectors are obtained by space vector transform on triplets elements of which
are vmax, vmid, vmin. Since
∑
max,mid,min vi = 0, it follows that
∑
A1,B1,C1
vi = 0 and∑
A2,B2,C2
vi = 0.
Switching and commutation in the indirect matrix converter based open-end
winding drives
A previous section described the modulation of the indirect matrix converter based
open-end winding drives. The modulation strategy enables the calculation of the λ
coefficients in (2.31) to synthesize the desired output vector ~v∗. This section will discuss
the derivation of the switching signals from the λ coefficients.
The power factor control parameter α in (2.31) is defined with respect to the positive
and negative sequence voltages. A related parameter β could be defined for the set of
vectors {~vxdn, . . .}
β =
{
α input sectors I, III, V
1− α input sectors II, IV, VI
(2.32)
For input power factor control, the λ coefficients of the set {~vxdn, . . .} will be scaled by
β whereas the λ coefficients of the set {~vxnd, . . .} will be scaled by 1− β. Let the scaled
coefficient be denoted by λ′:
λ′1,i =
{
βλ1,i λ1,i ∈ {λ1,xdn, λ1,dnx, λ1,nxd}
(1− β)λ1,i λ1,i ∈ {λ1,xdn, λ1,dnx, λ1,nxd}
(2.33)
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The ‘1’ in the subscript of λ′ in (2.33) above denotes the first load-end converter 3 . λ′2,i
can be defined similarly for the second load-end converter 4 . Let Λ1,i be the series of
λ′ coefficients for the first load-end converter:
Λ1,i =

λ′1,xdn i = 1
λ′1,xdn + λ
′
1,dnx i = 2
λ′1,xdn + λ
′
1,dnx + λ
′
1,nxd i = 3
λ′1,xdn + λ
′
1,dnx + λ
′
1,nxd + λ
′
1,xnd i = 4
λ′1,xdn + λ
′
1,dnx + λ
′
1,nxd + λ
′
1,xnd + λ
′
1,ndx i = 5
λ′1,xdn + λ
′
1,dnx + λ
′
1,nxd + λ
′
1,xnd + λ
′
1,ndx + λ
′
1,dxn i = 6
(2.34)
Λ2,i can be defined similarly. The continuous valued λ
′ coefficients represent the
contribution of different link voltage vectors toward the desired output vector. These
coefficients would be compared to a ‘carrier’ signal to generate Boolean signals. The
pulse widths of the generated Boolean signals are proportional to the λ′ coefficients they
represent (pulse width modulation, PWM). The switches of the load end converters
are controlled by these Boolean signals to apply the link voltage vectors at the load
terminals. These PWM Boolean signals are also called ‘duty cycles’ in power electronics.
Within one period of the output voltage vector generation cycle, a given link voltage
vector is applied at the load terminals for a duration equal to its λ′ coefficient by passing
the corresponding duty cycle signal to the pertinent switches. If the modulation is
successful, the average vector applied in an output voltage generation period is equal
to the desired output voltage vector.
Fig. 2.17 shows the series of the λ′ coefficients of the first load-end converter: λ′
coefficients are λ coefficients scaled by the power factor control parameter β(α, sector)
for some value of input and output voltages. Both sets of vectors are used, as would be
the general case. The series of the λ′ coefficients, Λ1,i, is compared to a triangular carrier
(ctriangle) to generate the cumulative duty cycle signals D. Consecutive cumulative duty
cycle signalsD are XORd to generate the individual duty cycle signalsD that correspond
3The first load-end converter is the load-end converter that controls the voltage at the load terminals
A1, B1, C1
4The second load-end converter is the load-end converter that controls the voltage at the load ter-
minals A2, B2, C2
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to the λ′ coefficients of (2.33).
D(Λ1,i) =
{
0 Λ1,i ≤ ctriangle
1 Λ1,i > ctriangle
(2.35)
D(λ′1,i) =
{
D(Λ1,i) i = 1
D(Λ1,i−1)⊕D(Λ1,i) i > 1
(2.36)
To apply a link voltage vector ~vxdn at the load terminals A1, B1, C1, the switches of
the first load-end converter must be controlled such that the output terminal A1 gets
connected to the link voltage vmax, the output terminal B1 gets connected to the link
voltage vmid, and the output terminal C1 gets connected to the link voltage vmin.
To apply a link voltage vector ~vxnd at the load terminals A1, B1, C1, the switches of
the first load-end converter must be controlled such that the output terminal A1 gets
connected to the link voltage vmax, the output terminal B1 gets connected to the link
voltage vmin, and the output terminal C1 gets connected to the link voltage vmid.
Therefore, the switches in the first load-end converter that connect the load terminal
A1 to the link voltage vmax must be ON when the duty cycle signals D(βλ1,xdn) and
D((1− β)λ1,xnd) are high. When the aforementioned signals are low, the output phase
A1 would be connected to a different link voltage. During those intervals, the switches
must block the voltage appearing between the link voltage vmax and the load terminal
A1. Similar rules apply to other link and load terminals. Based on these rules, further
duty cycle signals can be derived. E.g. for output phase A1:
DxA1 = D(βλ1,xdn) +D((1− β)λ1,xnd)
DdA1 = D(βλ1,dnx) +D((1− β)λ1,dxn) (2.37)
DnA1 = D(βλ1,nxd) +D((1− β)λ1,ndx)
The above signals are also shown in Fig. 2.17. Fifteen additional signals exist corre-
sponding to the output phases B1, C1, A1, B2, C2 and can be derived similarly. In these
duty cycle signals, the information about the underlying vectors is obscured and they
represent the relationship between an individual input (link) terminal and an individual
output terminal.
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βλ1,xdn
β(λ1,xdn + λ1,dnx)
β(λ1,xdn + λ1,dnx + λ1,nxd) ≡ β
β + (1− β)λ1,xnd
β + (1− β)(λ1,xnd + λ1,ndx)
β + (1− β)(λ1,xdn + λ1,ndx + λ1,dxn) ≡ 1
D(βλ1,xdn)
D(β(λ1,xdn + λ1,dnx))
D(β)
D(β + (1− β)λ1,xnd)
D(β + (1− β)(λ1,xnd + λ1,ndx))
D(1)
D(βλ1,xdn)
D(βλ1,dnx)
D(βλ1,nxd)
D((1− β)λ1,xnd)
D((1− β)λ1,ndx)
D((1− β)λ1,dxn)
DxA1
DdA1
DnA1
Figure 2.17: Switching signal generation.
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iA
vmax
vmid
vmin
S1,A1 D1,A1
S2,A1 D2,A1
S3,A1 D3,A1
S4,A1 D4,A1
D′2,A1
D′3,A1
(a) I-type
S1,A1
D1,A1
S2,A1
D2,A1 S3,A1
D3,A1
S4,A1
D4,A1
iA
vmax
vmid
vmin
(b) T-type
Figure 2.18: Phase legs of the indirect matrix converter based open-end winding drives
using (a) the I-type and (b) the T-type three-level inverter structures.
The phase legs for both topologies of the indirect matrix converter based open-end
winding drive are reproduced in Fig. 2.18. For the T-type topology in Fig. 2.18(b), the
signal DxA1 can control the switch S1,A1 , DdA1 can control the switches S2,A1 , S3,A1 , and
DnA1 can control the switch S4,A1 .
For the I-type topology of Fig. 2.18(a), however, to apply vmax, both S1,A1 and
S2,A1 need to be ON. Similarly to apply vmid, S2,A1 and S3,A1 need to be ON; and to
apply vmin, S3,A1 and S4,A1 need to be ON. The switch S2,A1 needs to be ON whenever a
voltage vmax or a voltage vmid needs to be applied, and it needs to be OFF whenever the
third link voltage, vmin needs to be applied. The switch S4,A1 needs to be ON only when
vmin needs to be applied, and needs to be OFF at all other times. Therefore, S4,A1 could
be controlled directly from DnA1 , and S2,A1 can be controlled from the complementary
signal DnA1 , where D denotes logical negation of D. Similar logic holds for S1,A1 and
S3,A1 . The signals for this topology are therefore derived as:
q1,A1 = DxA1
q2,A1 = DnA1
q3,A1 = DxA1
q4,A1 = DnA1
(2.38)
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DxA1
DdA1
DnA1
q1,A1
q2,A1
q3,A1
q4,A1
Figure 2.19: Switching signals for the I-type drive.
The signals defined above are shown in Fig. 2.19.
Commutation of the current
Let us now consider the commutation of the current at switching transitions. Let the
output A1 initially be connected to vmax (Fig. 2.20(a)) and finally to vmid (Fig. 2.20(b)).
The devices that are ON 5 are shown in black and the devices that are OFF are grayed
out in Fig. 2.20. Let the current iA be positive at the switching transition considered.
During the commutation, S1,A1 is turned OFF first and then S3,A1 is turned ON.
Although the transitions seem simultaneous in the signals of Fig. 2.19, some delay is
necessary to account for the finite switching times of the semiconductor switches. Upon
turning S1,A1 OFF, the diode D
′
2,A1
turns ON naturally and the voltage vmid appears
at the output terminal. Had iA been negative, the current would have continued to
flow into the vmax terminal until S3,A1 was turned ON. The intended voltage vmid would
have appeared at the output terminal after some small delay.
If the same process is considered in the T-type phase leg of Fig. 2.18(b) for iA > 0,
it is seen that in the duration between the turning OFF of S1,A1 and the turning ON of
S2,A1 and S3,A1 , the current would have been sourced out of the terminal vmin resulting
in an unintended voltage at the output. While the period for which this unintended
voltage would have appeared is small enough to have little, but finite, contribution to
5Some latitude is requested from the reader since ON/OFF behavior of diodes is not controllable
and the gray or black color is assigned to the diodes based on whether they would conduct for iA ≶ 0.
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the output voltage distortion, a more important consideration is the switching loss in the
diode D4,A1 : upon the turn ON of S2,A1 and S3,A1 , the diode D4,A1 that was conducting
only to provide a path to the load current would get reverse biased and turn OFF. This
turn OFF would be accompanied by reverse recovery losses in D4,A1 .
However, if the signals q1,A1 . . . (Fig. 2.19 and (2.38)) were to be used for the T-
type topology as well, the application of an unintended voltage at the output and the
associated reverse recovery losses would be eliminated since D4,A1 would never turn ON.
Such commutation where the current commutates from the outgoing device directly
to the incoming device is called intelligent commutation. It is inherent to two- and three-
level inverters. Since the indirect matrix converter based OE Wdg. drives discussed in
this dissertation use a three-level inverter structure, intelligent commutation is achieved
by simply by using the switching signals derived in (2.38) — no knowledge of current
direction is necessary; nor is a clamp circuit required to provide an alternative path to
the motor currents.
On the other hand, to achieve intelligent commutation in direct matrix converters,
also known as four-step commutation in their context, the direction of the current needs
to be known. The determination of current direction is prone to noise [26] and a clamp
circuit needs to be added to provide a path to the load currents in case of unintended
iA
vmax
vmid
vmin
S1,A1 D1,A1
S2,A1 D2,A1
S3,A1 D3,A1
S4,A1 D4,A1
D′2,A1
D′3,A1
(a)
iA
vmax
vmid
vmin
S1,A1 D1,A1
S2,A1 D2,A1
S3,A1 D3,A1
S4,A1 D4,A1
D′2,A1
D′3,A1
(b)
Figure 2.20: Commutation in the I-type topology.
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disruption. The clamp circuit adds more components to the system. Furthermore, any
operation of the clamp circuit is followed by reverse recovery losses in clamping diodes
when normal operation is resumed.
Minimizing the switching losses and device voltage stress
In the Fig. 2.17, a triangular carrier was used and the link voltage vectors were applied
at the output terminals A1, B1, C1 in the following sequence:
~vxdn, ~vdnx, ~vnxd, ~vxnd, ~vndx, ~vdxn, ~vdxn, ~vndx, ~vxnd, ~vnxd, ~vdnx, ~vxdn, . . .
Other sequences are possible that minimize the number of switching transitions. Two
such sequences are shown in Table 2.5 alongside the sequence above. The vectors are
represented by the subscript and the ~v symbol is dropped. The two switching sequences
that result in the least number of transitions are also illustrated in Fig. 2.21. Ts is the
output voltage synthesis period and would be (somewhat loosely) called switching time
period henceforth.
Between the two switching sequences identified in Table 2.5 and Fig. 2.21, the fol-
lowing sequence
A1 B1 C1 A1 B1 C1 A1 B1 C1
x d n x d n x d n
d n x x n d x n d
n x d d n x d n x
x n d n d x d x n
n d x n x d n x d
d x n d x n n d x
d x n d x n n d x
n d x n x d n x d
x n d n d x d x n
n x d d n x d n x
d n x x n d x n d
x d n x d n x d n
28 transitions 20 transitions 20 transitions
(Fig. 2.17) (Fig. 2.21(a)) (Fig. 2.21(b))
Table 2.5: Vector sequences possible in the indirect drives.
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Ts
Ai
Bi
Ci
x x x d n n d d n n d x x x
d d n n d x x x x d n n d d
n n d x x d n n d x x d n n
(a)
Ts
x x x d d n n n n d d x x x
d d n n x x d d x x n n d d
n n d x n d x x d n x d n n
Ai
Bi
Ci
(b)
Figure 2.21: Vector sequences that minimize the number of switching transitions.
~vxdn, ~vxnd, ~vdnx, ~vndx, ~vnxd, ~vdxn, ~vdxn, ~vnxd, ~vndx, ~vdnx, ~vxnd, ~vxdn, . . .
also eliminates any switching transitions from vmax to vmin. The maximum voltage
switched never exceeds
√
3Vin/
√
2 where Vin the input voltage (line-to-line, rms). Since
the switching losses are a function of the voltage switched, the above sequence is ex-
pected to reduce the switching losses further.
The above sequence also results in more symmetric number of transitions in the three
output phases of any given load-side converter which is an important consideration for
device packaging and thermal management.
Switching of the front-end converter
This section discusses the control of the front-end converter to generate the voltages
vmax, . . . Let,
sab =
{
1 vab ≥ 0
0 vab < 0
sbc =
{
1 vbc ≥ 0
0 vbc < 0
sca =
{
1 vca ≥ 0
0 vca < 0
(2.39)
The signals sab, sbc, sca are called the status signals corresponding to the input line-
to-line voltages vab, vbc, vca respectively. If at some given instant, va = max(va, vb, vc),
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ia
vmax
vmid
vmin
S1,a D1,a
S2,a D2,a
S3,a D3,a
S4,a D4,a
D′2,a
D′3,a
(a) I-type
S1,a
D1,a
S2,a
D2,a S3,a
D3,a
S4,a
D4,a
ia
vmax
vmid
vmin
(b) T-type
Figure 2.22: Phase legs of the indirect matrix converter based open-end winding drives
using (a) the I-type and (b) the T-type three-level inverter structures.
it follows that sab = 1, sca = 0 assuming vab 6= 0, vca 6= 0. Therefore the signal sabsca
could be used to control the connection of the input phase a to the vmax terminal, where
s denotes logical negation of s.
Fig. 2.22 shows the phase leg a of the front-end converter for both, I-type and T-
type, topologies. The circuits are, of course, identical to the phase legs of the load-end
converters shown in Fig. 2.18. The switching signal qi,j corresponding to a switch Si,j
of the front-converter can be derived as (2.40), where i ∈ {1, 2, 3, 4} and j ∈ {a, b, c}.
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va vb vc
q1,a
q2,a
q3,a
q4,a
q1,b
q2,b
q3,b
q4,b
q1,c
q2,c
q3,c
q4,c
Figure 2.23: The switching signals for the front-end converter.
q1,a = sabsca (va = max(va, vb, vc))
q4,a = sabsca (va = min(va, vb, vc))
q2,a = q4,a
q3,a = q1,a
q1,b = sbcsab (vb = max(va, vb, vc))
q4,b = sbcsab (vb = min(va, vb, vc))
q2,b = q4,a
q3,b = q1,a
q1,c = scasbc (vc = max(va, vb, vc))
q4,c = scasbc (vc = min(va, vb, vc))
q2,c = q4,a
q3,c = q1,a
(2.40)
The signals qi,j for the front-end switches are shown in Fig. 2.23 for a 208 V, 60 Hz
input voltage. It is seen that the switches of the front-end switch at 60 Hz. Furthermore,
the switching transitions occur at the zero crossings of the line-to-line voltages resulting
in zero voltage switching (ZVS). Therefore no switching losses occur in the front-end
converter.
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2.2.4 Simulation
This section presents brief simulation results for the T-type indirect matrix converter
based open-end winding drive. Identical results are obtained for the I-type topology as
well. The conditions of the simulation are summarized in Table 2.6. The simulation
results are shown in Fig. 2.24.
Vbase 480 V Voltage transfer ratio 1.0
Sbase 80 kVA Output frequency 60 Hz
Input 1.0 pu, 60 Hz Load Zbase, 0.8 (lagging)
Switching frequency 12 kHz α 0.50
Carrier Triangular Grid current filter None
Table 2.6: Conditions of the simulation.
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(d) Output common-mode voltages vCM1
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Figure 2.24: Simulation results for the T-type indirect matrix converter based open-end
winding drive at the conditions of Table 2.6. The occasional glitches in the output
common-mode voltage in (d) are one solution time step wide and are attributed to
simulation inaccuracies.
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2.3 Modulation of the direct matrix converter based open-
end winding drive for common-mode elimination
The indirect matrix converter based open-end winding drives described in the previous
sections generate a variable amplitude, variable frequency output by combinations of
the positive and negative sequence link voltage vectors. The direct matrix converter
based open-end winding drive generates its output by combinations of the positive and
negative sequence input voltage vectors.
The link voltage vectors are equal in magnitude and speed to the input voltage vec-
tors. Therefore the equation (2.14) and the vector diagram showing the output voltage
synthesis (Fig. 2.15) are also applicable to the direct matrix converter based open-end
winding drive with one minor change: {~v1, ~v2, ~v3} is either equal to {~vabc, ~vbca, ~vcab} or
to {~vacb, ~vcba, ~vbac}, instead of {~vxdn, . . .} or {~vxnd, . . .}.
For the general case, in which both sets of vectors would be used for power factor
control, equation (2.25)–(2.31) can be rewritten for the direct matrix converter based
open-end winding drive as:
Vpos = [~vabc ~vbca ~vcab]
T (2.41)
Vneg = [~vacb ~vcba ~vbac]
T (2.42)
Λ1,pos = [λ1,abc λ1,bca λ1,cab] (2.43)
Λ1,neg = [λ1,acb λ1,cba λ1,bac] (2.44)
Λ2,pos = [λ2,abc λ2,bca λ2,cab] (2.45)
Λ2,neg = [λ2,acb λ2,cba λ2,bac] (2.46)
~v∗ = α(Λ1,pos −Λ2,pos)Vpos + (1− α)(Λ1,neg −Λ2,neg)Vneg (2.47)
Since the balanced input voltages add to zero, the output voltages at both motor
terminals also add to zero resulting in zero common-mode voltage. To achieve intelligent
commutation in the direct matrix converter based open-end winding drive, accurate
knowledge of the current direction is necessary. Clamp circuits are required to avoid
unintended interruptions of the load currents.
Loss-optimal vector sequences can be derived for this drive as well, same as the
indirect matrix converter based open-end winding drive. Either of the two sequences
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A1 B1 C1 A1 B1 C1
a b c a b c
a c b a c b
b c a b c a
c b a b a c
c a b c a b
b a c c b a
b a c c b a
c a b c a b
c b a b a c
b c a b c a
a c b a c b
a b c a b c
20 transitions 20 transitions
Table 2.7: Loss-optimal switching sequences for the DMC OE Wdg. drive.
in Table 2.7 can be used. It was seen in the indirect drive (Table 2.5, Fig. 2.21) that
one sequence eliminated the vmax ↔ vmin switching transitions. This feature cannot be
realized in the direct matrix converter based drive and all switches will switch the peak
line-to-line voltage at some point during the drive operation.
2.4 Input filter
Fig. 2.25 shows the spectra of the simulated input current for the conditions of Table 2.6.
Results for the T-type indirect matrix converter based open-end winding drive are shown
in Fig. 2.25(a) and Fig. 2.25(b) shows the results for the direct matrix converter based
open-end winding drive.
It is seen that both converters have significant harmonic content centered at the
multiples of the switching frequency. In a per-phase equivalent circuit, the unfiltered
input current can be expressed as:
isw = i1 + i˜sw (2.48)
Where isw is the unfiltered current generated by the PWM matrix converter, i1 is
the fundamental input current and i˜sw represents the harmonic current at and around
the multiples of the switching frequency. This harmonic current is also called ripple
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Figure 2.25: Simulated spectra of the unfiltered input currents.
current since it appears as a zero-mean current ‘riding’ on the desired fundamental
current. Assuming that f1 ≪ fsw, i1 = isw where the bar denotes the the switching
cycle average, where f1 is the input fundamental frequency (fundamental) and fsw is
the switching frequency.
For compliance with various international standards, it is necessary that the grid
current be sinusoidal. Therefore a filter is necessary to avoid injecting i˜sw into the grid.
Intuitively, a filter must:
• Impede the flow of the harmonic current into the grid, and
• provide an alternative low-impedance path to the harmonic current.
2.4.1 A second-order LC filter
Since the ripple current is comprised of high-frequency components, an inductor in series
with the input voltage source impedes its flow into the grid; a capacitor connected across
the source of the harmonic current can be used to shunt the harmonic current away from
the grid. Combined, the inductor and the capacitor form a second order LC filter that
filters the input current such that the grid current is sinusoidal.
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An undamped LC filter is impractical for matrix converter applications since the
amplification at the resonant frequency is limited only by the parasitic resistances; if
excited by a frequency sufficiently close to the resonant frequency, destructive currents
and voltages will appear in the system. Therefore a damping resistor rd is used. Multiple
locations for the damping resistor are possible that have been analyzed in [74, 75].
Generally, a damping resistor connected in parallel with the input inductor is used and
will be treated as the reference filter topology in this section. Fig. 2.26 shows the single-
phase equivalent circuit of this reference filter topology at the fundamental frequency
and the harmonic frequencies. The converter and the driven load are represented by an
equivalent resistance R at the fundamental frequency. The filter components are Lf , Cf
and a damping resistor rd. Let,
ω0 =
1√
LfCf
ζ =
1
2rd
√
Lf
Cf
(2.49)
The transfer functions corresponding to the equivalent circuits in Fig. 2.26 can now
Lf
rdigrid
vgrid Cf R
(a) Filter circuit at the fundamental frequency
Lf
rdigrid
Cf
i˜sw
(b) Filter circuit at the harmonic frequencies
Figure 2.26: Filter circuit at the (a) fundamental and the (b) harmonic frequencies.
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be defined as:
igrid(s)
i˜sw(s)
=
2ζω0s+ ω
2
0
s2 + 2ζω0s+ ω20
(2.50)
igrid(s)
vgrid(s)
=
1
rd

s2 + s
 rd
Lf
+
1
RCf
+ ω20 rdR
s2 +
s
C
rd +R
rdR
+ ω20
 (2.51)
For the input filter to be effective:
• The filter must attenuate the current ripple, i.e. |igrid(jω)/˜isw(jω)|ω'2πfsw ≈ 0 :
igrid ≈ i1,grid
• The damping resistor must limit the amplification at the damped resonant fre-
quency, i.e. ‖igrid/˜isw‖∞ ∼ 1
• The fundamental power dissipation in the damping resistor must be low, i.e.
i1,rd ≪ i1,grid
• The fundamental current drawn by the filter capacitor must be small, i.e. i1,Cf ≈
0 : i1,grid ≈ i1
The transfer function igrid/˜isw (2.50) is plotted in Fig. 2.27 for two values of the
damping coefficient ζ. Let ω1 := 2πf1. Some Lf , Cf were chosen such that ω0 = 10ω1,
and ζ was controlled using rd. Following conclusions can be drawn based on Fig. 2.27
and the preceding discussion:
• Even though two poles are present in the transfer function (2.50), the presence of
a zero degrades the attenuation to −20 dB/decade. This zero is an unavoidable
consequence of a finite damping ratio ζ.
• Amplification at the damped resonant frequency falls with ζ. However, for fixed
Lf , Cf , a higher ζ means a higher Lf/rd ratio, which has the adverse effect of
increased power losses in rd since a higher fraction of the fundamental current
now flows through the damping branch.
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Figure 2.27: igrid/˜isw for a second-order filter.
For an acceptable damping ratio ζ, increasing Lf , Cf while keeping the ratio Lf/Cf
fixed (∵ ζ ∝ √Lf/Cf ), has the effect of shifting the frequency response to the left,
leading to better absolute attenuation in the high-frequency range. However, increasing
Lf , Cf implies:
• larger values of the reactive components,
• larger fundamental current i1,Cf drawn by the capacitor Cf , and
• a higher Lf/rd ratio leading to additional power dissipation.
2.4.2 A third-order filter
Based on the discussion in the previous section, a second-order filter may fail to atten-
uate the harmonics effectively while maintaining acceptable damping, low fundamental
filter current i1,Cf , and low values of the reactive components. Higher-order filters can
provide better attenuation than a second-order filter at a lower cost and have been
investigated for DC-DC converters [76], AC-DC grid-tied inverters [12, 77], and matrix
converters [75, 78].
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rd Ld
Lf
igrid
Cf
i˜sw
Figure 2.28: A third-order input filter.
Among other topologies, a filter with the damping resistor of Fig. 2.26 replaced by
a series RL branch was proposed in [76]. This filter is shown in Fig. 2.28 for the present
case. The resistor rd in the damping branch provides the necessary damping. At higher
frequencies, the impedance of the series RL branch is dominated by the inductance Ld
— therefore, the flow of the ripple current into the input is impeded by the parallel
combination of the input inductor Lf and the damping branch inductor Ld.
Reference [76] optimized the value of rd for a given Ld/Lf such that the peak out-
put impedance of the filter is minimized. In this section, rd is optimized to minimize
‖igrid/˜isw‖∞ for a given Ld/Lf . The motivation for this choice lies in the spectra of
the unfiltered current isw in Fig. 2.25: the spectra are plotted for a switching frequency
fsw = 200 f1. The harmonic components are centered at the multiples of the switching
frequency. It is possible, especially at lower switching frequencies, that some harmonic
components lie close to the damped natural frequency. To ensure that no components
at ω < 2πfsw are amplified, it is necessary to find an rd that minimizes ‖igrid/˜isw‖∞. In
this section:
• ‖igrid/˜isw‖∞ is minimized for a given choice of Ld/Lf , and
• rd is calculated such that ‖igrid/˜isw‖∞ is equal to its minima.
Let,
n := Ld/Lf (2.52)
G(s) :=
igrid(s)
i˜sw(s)
=
sLf (n+ 1) + rd
s3nL2fCf + s
2LfCfrd + sLf (n+ 1) + rd
(2.53)
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The transfer function G(s) has three poles and one zero as opposed to two poles and
one zero in the corresponding transfer function for the second-order system. Therefore
the high-frequency attenuation provided by G(s) is −40 dB/decade. This is shown in
Fig. 2.29 for some values of Lf , Cf common to both filters, second-order and third-order,
and some values of the damping branch component(s).
It is easy to see in Fig. 2.28 that the third-order filter reduces to an undamped second
order filter for rd =∞ (Lf , Cf ) and for rd = 0 (Lf‖Ld, Cf ). The transfer function G(s)
is plotted for a few different values of rd for some n in Fig. 2.30. It is observed that for
a given n, ∃ω∗ : G(jω∗) is independent of rd ∀rd ≥ 0. Therefore it is possible to find
rd that will minimize ‖G(jω)‖∞: the infinity-norm of G is the maximum amplification
the filter can across all frequencies, and it is desirable that the amplification be as low
as possible, approaching unity only at the fundamental frequency. This frequency can
be calculated by equating |G(jω)|rd=0 and |G(jω)|rd=∞, and is found as:
ω∗ =
√
2(n+ 1)
2n+ 1
ω0 (2.54)
|G(jω∗)| = 2n+ 1 ∀ rd ≥ 0 (2.55)
Let k := Lf/rd, f(k, jω) := |G(k, jω)|2. To find the optimal value of rd, it sufficient
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Figure 2.29: igrid/˜isw for a second-order and a third-order input filter.
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Figure 2.30: G(s) for some n at different rd.
to find k : ‖f(k, jω)‖∞ = f(k, jω∗). In other words, the optimal value of k would be
one for which the absolute value of the transfer function G is maximized at ω∗: since
|G(jω)| > 0 ∀ω, the maxima of |G| and f = |G|2 occur at the same value of ω.
f(k, jω) =
1 + k2ω2(n+ 1)2
(1− ω2/ω20)2 + k2ω2(n+ 1− nω2/ω20)2
(2.56)
f ′(k, jω)
∣∣
ω=ω∗
∝ 2k2ω∗(n+ 1)2
[(
1− ω
∗2
ω20
)2
+ k2ω∗2
(
n+ 1− nω
∗2
ω20
)2]
− (1 + k2ω∗2(n+ 1)2) [2(1− ω∗2
ω20
)(
−2ω
∗
ω20
)
+ 2k2ω∗
(
n+ 1− nω
∗2
ω20
)2
+ 2k2ω2∗
(
n+ 1− nω
∗2
ω20
)(
−2nω
∗
ω20
)]
(2.57)
The above expression doesn’t include the square of the denominator of the expression
being differentiated. Upon maximizing, the optimal value of k is obtained as:
k =
1
ω0
√
n+ 12
n(n+ 1)2
(2.58)
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Design of a third-order filter
To design a third-order filter, we will start with a second-order filter. It is first necessary
to define the per-unit system used. The design would be in per-unit for easy adaptation
to different systems. For a given system Vbase, Sbase, fbase, the base quantities are defined
in (2.59).
Ibase =
1√
3
Sbase
Vbase
Zbase =
V 2base
Sbase
ωbase = 2πfbase
Lbase =
Zbase
ωbase
Cbase =
1
ωbaseZbase
(2.59)
Let the switching frequency fsw be ≥ 100 f1. The filter design is shown in the steps
below. It should be stressed that the design may not progress linearly, and it may be
necessary to repeat certain steps based on simulation results with the converter and
availability of the components.
1. Choose the natural frequency ω0 to be 10ω1 such that the damped resonant fre-
quency is sufficiently higher than the fundamental and sufficiently lower than the
switching frequency.
2. 3%–5% input reactors are commonly available off-the-shelf for AC drives applica-
tions. Cost and design-time savings can be realized by choosing an off-the-shelf
input reactor for the inductor Lf . A 3% inductance is initially chosen.
3. The choice of the natural frequency and the inductance fixes the value of the
capacitance.
4. The damping coefficient ζ is chosen to be 0.25 and the value of rd is calculated
from (2.49).
At this stage the second-order filter is designed. The frequency response of this filter
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is shown in Fig. 2.27 and again in Fig. 2.29. The performance of this filter in the single-
phase equivalent circuit of Fig. 2.26(a) with vgrid = 1pu and R = Zbase is summarized
in Table 2.8. The performance was also found to be satisfactory in the power electronic
simulation.
Loss at full-load 0.17%
Full-load power factor 95.79%
Table 2.8: Performance of the second-order filter at the fundamental frequency.
By increasing Lf while holding ω0 constant, the full-load power factor can be im-
proved at the cost of increased losses in the damping resistor. By increasing both,
Lf and Cf , while holding ζ constant, the absolute high-frequency attenuation can be
improved at the cost of increased losses and poorer full-load power factor.
To extend the design to a third-order filter, it is necessary to pick a value of n (=
Ld/Lf ) and then calculate rd from (2.58). Fig. 2.31 shows the frequency response of
the third-order filter for different values of n. As expected from (2.54), the maximum
amplification falls with n. However, reducing n also means higher current rating of
the damping branch components rd, Ld and increased losses. This is summarized in
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Figure 2.31: Dependence of ‖G‖∞ on n.
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n = 0.10 n = 0.50
Current carried 22.86% 9.91%
Power loss 0.70% 0.31%
Table 2.9: Current rating and damping losses as a function of n at rated load.
Table 2.9. The response of the third-order filter with n = 0.5 is compared against
the second-order filter designed earlier in Fig. 2.32. Both filters use the same Lf , Cf .
The damping resistor in the second-order filter is determined by ζ = 0.25 whereas the
damping inductor and resistor for the third-order filter are chosen using n = 0.5 and
(2.58).
The third-order filter provides better absolute attenuation at ω ' 70ω1. Even
though an additional inductor is used, it carries only a tenth of the fundamental current
and would therefore be insignificant in size and cost compared to the main inductor.
For switching frequencies fsw ≈ 100 f1, this third-order filter is acceptable. Losses in
the damping branch can be reduced further by increasing the value of n.
If the switching frequency is higher, then the −40 dB/decade attenuation can be
used to shrink the components of the third-order filter (in the designs of Fig. 2.32, both
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Figure 2.32: igrid/˜isw for a second-order and a third-order input filter.
67
filters use the same Lf , Cf ). Let us, somewhat arbitrarily, reduce the inductance Lf to
two-thirds of its value and the capacitance to half. Let n be changed to 1/3. Ld, rd can
be determined now. Fig. 2.33 shows the frequency response of this filter along with the
second-order filter designed earlier. This filter 2Lf/3, Cf/2, n = 1/3 is tuned to arrive
at the design titled third-order final design in Fig. 2.33 that has the same attenuation
as the second-order design at ω = 200ω1. The tuning is based on performance in power
electronic simulations as well as the availability of the components. The two filters,
second-order and third-order final design, are compared in Table 2.10.
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Figure 2.33: igrid/˜isw for the designed second-order and third-order input filters.
Second-order Third-order
Lf 0.0300 0.0261
Cf 0.3333 0.1631
Ld – 0.0083
rd 0.6000 0.5547
Power loss in the damping branch 0.0017 0.0013
Current carried by the damping branch 0.0531 0.0477
Power factor 0.9579 0.9909
Table 2.10: A comparison of the designed second-order and third-order input filters.
The power loss and current rating of the damping branch, and the power factor are
specified at full-load.
68
Fig. 2.33 and Table 2.10 clearly show the superiority of the third-order filter over
its second-order counterpart. Even though the designs are somewhat partial to higher
switching frequencies (fsw ' 200 f1, Fig. 2.25), a third-order filter more compact than
a second-order filter can always be designed. In the remainder of this dissertation, the
third-order design of Table 2.10 will be used for the presented drives unless mentioned
otherwise. Fig. 2.34 and Table 2.11 show the frequency response and component values
for the prototypes of the filters of Table 2.10 for a 208 V, 3 kVA system. The values of
Table 2.11 have been used in the prototypes presented in the next section.
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Figure 2.34: igrid/˜isw for the filters: designs and prototypes.
Second-order Third-order
Lf 1.5mH 0.95mH
Cf 18µF(∆) 10.75µF(∆)
Ld – 330µH
rd 10Ω 8Ω
Table 2.11: Components used in the prototypes.
69
2.5 Experimental results
This section shows the experimental results from the prototypes of the two indirect ma-
trix converter based open-end winding drives. Evidence of the high voltage transfer ratio
and input power factor control is provided. Current sensor-less intelligent commutation
and clamp circuit-less operation is demonstrated. These results establish the function-
ality of the indirect matrix converter based drives on par with their direct counterpart,
and also prove the additional advantages unique to the indirect implementations.
The filters designed in Table 2.11 are used and similar attenuation of the switching
frequency harmonics is observed with the larger second-order filter and the more com-
pact third-order filter validating the approach proposed. Sources of distortion in the
input/output currents in spite of adequate filtering are identified.
Discussion of the common-mode voltage elimination is reserved for a later chapter.
2.5.1 Prototypes of the indirect matrix converter based drives
I-type
A prototype of the I-type indirect matrix converter drive was constructed using the
CM200DX-24S half-bridge IGBT module by Powerex, Inc. and DD 46 S dual diode
module by Infineon Technologies AG. Two half-bridge modules and one dual diode
module form one phase leg as illustrated in Fig. 2.35(a). Three such legs from one
converter which can be employed as the front-end converter or either of the two load-
end converters. One such converter is pictured in Fig. 2.35(b). A photograph of the
entire drive comprised of the three converters and the input filter is shown in Fig. 2.38(a).
The IGBTs are driven using VLA536-01R gate driver board by Powerex, Inc.
The I-type drive prototype uses the second-order filter of Table 2.11.
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(a) Modules used
(b) Photograph of one converter
Figure 2.35: Construction of the I-type indirect matrix converter based open-end wind-
ing drive. Three converters of (b) form the full circuit shown in Fig. 2.38(a).
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T-type
The T-type indirect matrix converter drive was constructed using the T-type three-
level inverter module APTGLQ40HR120CT3G by Microsemi Corporation. Nine such
modules were used to construct the three identical converters as illustrated in Fig. 2.36.
All three legs of all three converters are connected at a common vmax, vmid, vmin three-
level bus. The busbar is a printed circuit board with pads for assembling the filter
capacitors. The gate drivers were designed using the ACPL332J gate driver IC from
Avago Technologies. The T-type drive prototype uses the third-order filter of Table 2.11.
A side-by-side drawing of the three-phase inductor used for Lf and the three indi-
vidual inductors used for Ld is shown in Fig. 2.37. It is seen that the even though Ld
has approximately third the inductance as Lf , the physical size is much smaller because
of its lower current rating.
Figure 2.36: Construction of the T-type indirect matrix converter based open-end wind-
ing drive.
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Figure 2.37: A comparison of the sizes of Lf and Ld for the third-order filter in Ta-
ble 2.11. Scale = 1:3. Lf is 0.95mH, three-phase rated for 10.7 A; Ld is 330µH rated
for 1.72 A.
A photograph of the drive excluding the filter inductor Lf and the damping com-
ponents Ld, rd is shown in Fig. 2.38(b).
(a) I-type (b) T-type
Figure 2.38: Photographs of the prototypes of the indirect matrix converter based open-
end winding drives.
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2.5.2 Experimental results
Experimental setup
The experimental setup uses the prototypes described in the previous section and the
filters of Table 2.11. The input to the setup is a 208 Volts, 60 Hz three-phase outlet
stepped down using a variac. The load is either a three-phase AC induction motor
modified into an open-end winding machine, or a three-phase RL load.
The setup is described in Table 2.12. Details of the loads used are supplied in
Table 2.13.
The input voltage is stepped down from 208 Volts to approximately 135 Volts such
that the load voltage doesn’t exceed 200 Volts at higher voltage transfer ratios. The load
voltage is controlled in open-loop according to V/f = 200/60 and the desired output
frequency, with the V/f constant based on the motor nameplate values. Same voltage
control law is used for the RL load for consistency.
A separately excited DC machine, Baldor CD6203, acts as the mechanical load.
Results
Fig. 2.39 shows the experimental input and output voltages and currents for the two
topologies, I-type and T-type. The input voltage in both cases is approximately 135 Volts
(line-to-line, rms), the switching frequency is approximately 10 kHz. The spectra of the
Topology Input filter Load
I-type
Second-order ACIM
(Table 2.11) (Table 2.13)
T-type
Third-order Passive RL
(Table 2.11) (Table 2.13)
Table 2.12: Experimental setup.
ACIM
Make Baldor CAT.NO. M3611T-8
HP 3 RPM 1745
VOLTS 200 HZ 60
AMP 9.5 PF 78
RL 10Ω, 45mH nominal
Table 2.13: Loads used.
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va
vA1A2
ia
iA
(a) Inputs va, ia and outputs vA1A2 , iA for the I-type topology. Input voltage
Vab ≈ 135V; power factor control parameter α = 0.60; output fundamental
frequency fout = 60Hz.
va
vA1A2
ia
iA
(b) Inputs va, ia and outputs vA1A2 , iA for the I-type topology. Input volt-
age Vab ≈ 135V; power factor control parameter α = 0.70; output funda-
mental frequency fout = 50Hz; switching frequency fsw ≈ 10 kHz.
Figure 2.39: Input and output waveforms for the two indirect matrix converter based
open-end winding drives: (a) I-type and (b) T-type.
waveforms in these figures are shown in Fig. 2.40 (I-type) and Fig. 2.41 (T-type). Fol-
lowing observations are made from Figs. 2.39 – 2.41:
• The output voltage has a fundamental component and harmonics centered at the
multiples of the switching frequency.
• The voltage transfer ratio (v̂A1A2,1/v̂a,1) in Fig. 2.40 is 1.42, and the voltage trans-
fer ratio in Fig. 2.41 is 1.20 – these prove that the indirect matrix converter based
open-end winding drives can generate voltages higher than the input voltage.
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Figure 2.40: Spectra of the input and the output quantities for the I-type indirect matrix
converter based open-end winding drive. Input frequency = 60Hz, output frequency
= 60Hz, switching frequency ≈ 10 kHz.
76
101 102 103 104 105
10−2
10−1
100
f (Hz)
N
or
m
al
iz
ed
 a
m
pl
itu
de
v̂a,1 =104.54 V
(a) Input voltage
101 102 103 104 105
10−2
10−1
100
f (Hz)
N
or
m
al
iz
ed
 a
m
pl
itu
de
(b) Input current
101 102 103 104 105
10−2
10−1
100
f (Hz)
N
or
m
al
iz
ed
 a
m
pl
itu
de
v̂A1A2,1 =125.3 V
(c) Output voltage
101 102 103 104 105
10−2
10−1
100
f (Hz)
N
or
m
al
iz
ed
 a
m
pl
itu
de
(d) Output current
Figure 2.41: Spectra of the input and the output quantities for the T-type indirect ma-
trix converter based open-end winding drive. Input frequency = 60Hz, output frequency
= 50Hz, switching frequency ≈ 10 kHz.
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• According to the V/f control law, the output voltage in Fig. 2.40(c) must be
200 Volts and the output voltage in Fig. 2.41(c) must be 166.67 Volts. However,
the output voltages in Fig. 2.40(c) and 2.41(c) are 182.57 Volts and 153.46 Volts
respectively (output voltage means the effective line-to-line rms voltage). This
discrepancy is attributed to:
– Loading of the input transformer, and
– reduced voltage transfer ratio due to device voltage drops.
Both of the above phenomena, loading and device drops, occur at finite currents.
Therefore the experiments were repeated with the load terminals open-circuited.
Results in Fig. 2.42 show that the drive successfully generates the commanded
voltage at different frequencies. Any loss in the output voltage due to loading and
device voltages with finite currents can be compensated for in closed-loop.
• The input and the output currents are nearly sinusoidal as intended:
– The second-order input current filter of Table 2.11 used with the I-type topol-
ogy attenuates the switching frequency (and higher) components of the input
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Figure 2.42: Open-circuit voltage generated by the I-type indirect matrix converter
based open-end winding drive.
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current to < 1% as seen in Fig. 2.40(b), and,
– the significantly smaller third-order input current filter of Table 2.11 used
with the T-type topology also attenuates the switching frequency (and higher)
components of the input current to < 1% as seen in Fig. 2.41(b).
This validates the assertion that performance similar to a second-order filter can
be achieved using a significantly smaller third-order filter; thus further shrinking
the size of the reactive components required by matrix converters.
• While the switching frequency (and higher) harmonics are not present in the
input currents (in Figs. 2.39(a), (b), 2.40(b), 2.41(b)), lower order harmonics are
observed.
• Lower order harmonics (> 1%) are also observed in the output current with the
motor load (Figs. 2.39(a), 2.40(d)). These harmonics are also present with the
RL load (Fig 2.41(d)) but the magnitude is small (< 1%). The presence of odd-
triplen harmonic current in open-end winding drives is known in literature [79]:
a low-frequency common-mode current at odd-triplen harmonics of the output
fundamental frequency circulates between the two sets of terminals. This current
is caused by the difference between the common-mode voltages at the two sets
of terminals. While ideally the common-mode voltage is zero at both sets of
terminals, due to the device voltage drops and the finite blanking time (dead
time) used for safe switching, a small common-mode voltage appears. Since the
common-mode impedance of the motor is low (Rs + jXls), the current is large
(compared to an RL load) as observed from Figs. 2.40(d) and 2.41(d).
Fig. 2.43(a) shows the waveform of the common-mode current along with its spec-
trum in Fig. 2.43(b) for the conditions of Fig. 2.39(a). The common-mode current
was measured using a Rogowski probe of bandwidth 1MHz — therefore the spec-
trum is reliable only at low frequencies. The low-frequency common-mode current
(circulating current) explains part of the distortion in the motor current. The root
cause of other low-frequency harmonics is under investigation.
• The low-frequency harmonics in the input current are discussed later in this sec-
tion.
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Figure 2.43: Common-mode current drawn by the open-end winding machine.
Power factor control
When the power factor control parameter α = 0.5, the switching cycle averaged current
drawn by the drive is in phase with the input voltage (unity power factor). For α > 0.5,
the current drawn by the drive lags the input voltage and for α < 0.5, it leads the input
voltage.
The total grid current is the sum of the input current synthesized by the drive and
the current drawn by the filter capacitor. Since the capacitor draws a leading current,
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the power factor control parameter needs to be adjusted for the drive to draw current
in phase with the input voltage. E.g. in Fig. 2.39(a), α = 0.6 results in ∼upf input. In
Fig. 2.39(b), the input current lags the input voltage at α = 0.7.
Few more results demonstrating the power factor control at lower output frequencies
are shown in Figs. 2.44 and 2.45 for the I-type topology, but the results also apply to
the T-type topology.
Intelligent commutation and clamp circuit-less operation
The prototypes described in a previous section do not use any clamp circuit. A path
always exists for the inductive load currents and the source currents into the filter
capacitors through the antiparallel diodes of the IGBTs. All results shown in this
dissertation are without any additional clamp diodes or capacitors.
va
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vA1A2
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(a) α = 0.70 (somewhat lagging)
va
ia
vA1A2
iA
(b) α = 0.30 (somewhat leading)
Figure 2.44: Operation at different α for power factor control at fout = 35Hz. Input
voltage ≈ 122V, switching frequency ≈ 10 kHz. Output voltage is set according to the
output frequency and V/f = 200/60 (V/Hz).
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Figure 2.45: Operation at different α for power factor control at fout = 40Hz. Input
voltage ≈ 122V, switching frequency ≈ 10 kHz. Output voltage is set according to the
output frequency and V/f = 200/60 (V/Hz).
Fig. 2.46 shows the output voltage waveforms at the terminals A1 and A2, and the
phase voltage vA1A2 measured across these terminals. The voltage at the terminal A1 is
being held fixed and the voltage at the terminal A2 is being switched according to the
pattern vA2 = vmax, vmid, vmin, vmid, vmax, . . .
1©
2© 3©
4©
Figure 2.46: Intelligent commutation.
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Let us focus on the transitions vmax ↔ vmid marked 1© and 4© in Fig. 2.46. The
transitions are automatically intelligent when iA enters the terminal A2 (since turning
all IGBTs off would clamp the voltage vA2 to vmax). When iA leaves the terminal A2,
in the absence of intelligent commutation, a glitch to the voltage vmin would have been
observed. Of course, no such glitch is seen at the transitions 1© and 4© in Fig. 2.46.
Similarly, for iA leaving the terminal A2, the transitions 2© and 3© are automatically
intelligent. However, in the absence of intelligent commutation, a glitch to the voltage
vmax would have been observed at transitions 2© and 3© when current enters the terminal
A2. No glitch at any of the four transitions verifies intelligent commutation for iA ≶ 0.
2.5.3 Sources of distortion in the input current
It was seen earlier that low-frequency harmonics could be present in the output current,
especially with a motor load. Since the input current is synthesized from the output
current, some of these harmonics may make their way into the input. However, were
that to be the only cause, the input current would not have any low-frequency harmonics
with an RL load that has an almost sinusoidal output current (Fig. 2.39(b)). Yet low-
frequency harmonic content is observed in the input current (Figs. 2.39(b) and 2.41(b)).
Part of the low-frequency content in the input current is simply the harmonic cur-
rent drawn by the filter capacitors from the input supply — since the input supply
has low-frequency harmonics (Figs. 2.40(a), 2.41(a)), and the admittance offered by
the capacitors increases with frequency, the harmonic content in the current appears
amplified. Fig. 2.47 shows the input voltages and the current drawn by the front- end
converter with the load-end converters switched OFF. Significant harmonic current is
seen. If the current harmonics are caused because of the input voltage distortion, then
they should be present in simulation with the same voltages as Fig. 2.47. Furthermore,
the harmonics must disappear when the input voltages are changed to ideal sinusoids —
Fig. 2.48(a) shows the simulated front-end current with the voltage data of Fig. 2.47 and
Fig. 2.48(b) shows the front-end current with sinusoidal voltage sources. The harmonic
current is present with the real voltages in Fig. 2.48(a) whereas the input current is
sinusoidal with the ideal sources in Fig. 2.48(b).
Therefore, the harmonic content in the input voltage is a source of harmonics in the
input current. The other sources of distortion are the low-frequency harmonics in the
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Figure 2.47: Current drawn by the front-end converter along with the input voltages.
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Figure 2.48: Front-end simulation with (a) real voltages and (b) ideal voltages. V/div
and A/div same as Fig. 2.47. A scope-like format is used for consistency with Fig. 2.47.
load current and the amplification of lower sidebands of fsw by the grid current filter.
The root cause of low-frequency distortion in the output current is under investigation.
It is expected that addressing the output current harmonics would also remedy the
input current distortion.
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2.6 Summary
In summary, this chapter introduced matrix converter based open-end winding drives
for output common-mode voltage elimination and described their development. The
theory of operation of the indirect matrix converter based open-end winding drive and
the possible topologies (I-type and T-type) were discussed. Output voltage synthesis
and input current synthesis with power factor control were described. It was shown
qualitatively that the direct and the indirect matrix converter based open-end winding
drives operate on the same principle.
A third-order filter for filtering the grid current was designed and optimized to limit
the amplification of non-fundamental frequencies. It was shown that attenuation similar
to a conventional second-order filter can be obtained using much smaller components in
this third-order filter.
The operating principle of the indirect matrix converter based open-end winding
drives was verified using experimental results from the prototypes of both indirect
topologies (I-type and T-type). These prototypes were also used to validate the su-
periority of the third-order filter designed in this chapter. High voltage transfer ratio,
input power factor control, clamp circuit-less operation, and intelligent commutation
were demonstrated.
Loss-optimal switching sequences were proposed for direct and indirect matrix con-
verter based open-end winding drives. The verification of lower losses with the proposed
sequences is left for the next chapter. The discussion of the common-mode performance
of the presented drives is reserved for Chapter 4.
Sources of distortion in the input and the output currents were identified. Further
causes of low-frequency distortion in the currents are under investigation.
Chapter 3
Matrix converter based open-end
winding drives: part 2
The operation of direct and indirect matrix converter based open-end winding drives
for common-mode elimination was discussed in the last chapter. It was shown that
the direct and the indirect topologies operate on the same principle of synthesizing the
output voltage vector from synchronously rotating vectors to eliminate the common-
mode voltage and to control the input power factor while offering a superior voltage
transfer ratio compared to conventional matrix converter based drives.
A filter design applicable to all three topologies (one direct and two indirect) was
discussed and its advantages over a conventional second-order filter were shown quan-
titatively. A switching strategy to minimize the losses by minimizing the number of
switching transitions was discussed qualitatively.
The advantages of the indirect approach were discussed and the experimental vali-
dation of its capabilities was provided for both of the indirect topologies. Experimental
results for the direct approach have already been published by Gupta [62–64].
A framework for the calculation of the semiconductor losses would be laid in this
chapter. This framework would be used to validate the loss-optimal switching strategy
that was discussed in the previous chapter. The validity of the proposed third-order
filter has already been established in the previous chapter.
The results reported in the previous chapter utilized a triangular carrier for the pulse
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width modulation. An alternative carrier would be investigated for possible advantages.
With a common input filter, a common carrier and switching strategy, and a loss
calculation framework in place, the three matrix converter based open-end winding
(OE Wdg.) drive topologies would be compared against each other to identify the best
matrix converter based open-end winding drive. The comparison will include semicon-
ductor requirements, semiconductor losses, and the quality of the input and the output
waveforms.
3.1 A loss calculation framework
Insulated gate bipolar transistors (IGBTs) and fast recovery diodes are the semiconduc-
tor devices commonly used in drives applications. The semiconductor losses in a drive
consist of the conduction losses due to the collector-emitter saturation voltage (VCE,sat)
of the IGBTs, forward voltage (VF ) of the diodes; and the switching losses due to the
turn-ON energy and the turn-OFF energy of the IGBT (EON, EOFF), and the reverse
recovery energy of the diode (ERR).
The voltages VCE,sat, VF depend upon the gate-emitter voltage and the junction tem-
perature. The energies EON, EOFF, ERR depend upon the gate-emitter voltage, the gate
resistance, the voltage and the current being switched, and the junction temperature.
The dependence of these variables against the operating conditions (bus voltage,
collector current, junction temperature, gate-emitter voltage, gate resistance) is often
published in the datasheet for the estimation of the semiconductor losses.
Consider a phase leg of a matrix converter shown in Fig. 3.1. For simplicity, only
two input phases are shown even though in general, an output phase will alternately be
connected to three input phases in the drives being discussed. The output current iM
is sourced from the input voltage vi when the duty cycle signal DiM is active and from
input voltage vj when the duty cycle signal DjM is active. Let diM , djM be the duty
ratios corresponding to the duty cycle signals DiM , DjM . The conduction losses are:
Econduction = iM × (diMTsw + djMTsw) (VCE,sat(iM ) + VF (iM )) (3.1)
The energy lost at the first switching transition (DiM = 0→ DiM = 1) is:
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iM
DiM
DjM
Tsw
Figure 3.1: Illustration of the semiconductor loss calculation.
Esw,1 = ((vij ≥ 0)⊕ (iM ≥ 0))× (EON(|vij |, |iM |) + ERR(|vij |, |iM |))
+ ((vij ≥ 0)⊕ (iM ≥ 0))× EOFF(|vij |, |iM |) (3.2)
The energy lost at the second switching transition (DiM = 1→ DiM = 0) is:
Esw,2 = ((vij ≥ 0)⊕ (iM ≥ 0))× (EON(|vij |, |iM |) + ERR(|vij |, |iM |))
+ ((vij ≥ 0)⊕ (iM ≥ 0))× EOFF(|vij |, |iM |) (3.3)
The total energy lost in one Tsw cycle is:
Esemiconductor,Tsw = Econduction + Esw,1 + Esw,2 (3.4)
A summation of Esemiconductor,Tsw over a sufficiently large number of switching cycles
can be used to calculate the average power loss:
Ploss, semiconductor =
1
nTsw
n∑
k=1
Esemiconductor,Tsw [k] (3.5)
The dependance of VCE,sat, VF , EON, EOFF, ERR on the gate-emitter voltage, the
gate resistance, and the junction temperature is implicit in the equations above. The
loss calculation for all three of the matrix converter based open-end winding drives
follows an extension of the procedure described above.
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3.1.1 The system and the devices used
For comparison of the different matrix converter based open-end winding drive topolo-
gies against each other, a system (Vbase, Sbase) needs to be selected first. A 480V, 80 kVA
system is chosen for comparison since it is representative of a wide range of industrial
drives. The base current for this system is Ibase = 96.22A.
Fig. 3.2 illustrates the voltage and the current ratings required of the semiconductor
devices for this drive. For a direct matrix converter based open-end winding drive, the
switches need to be able to block the peak line-to-line voltage. For the T-type indirect
matrix converter drive, the half-bridge IGBTs and diodes need to block the peak line-
to-line voltage whereas the IGBTs (and diodes) of the four-quadrant switch need to
block the peak of the voltage vmax − vmid. For the I-type topology, the devices need to
block the peak of the voltage vmax− vmid if the optimal switching sequence proposed in
the last chapter is used. However, if there is a possibility of vmax ↔ vmin transitions,
then the IGBTs and the diodes must be able to block the peak line-to-line voltage. All
IGBTs and diodes must be able to conduct the peak phase current (=
√
2Ibase).
The semiconductor devices are typically used only up to 50%–67% of their ratings
in order to maintain a margin of safety. IGBTs and diodes for drive applications are
typically rated at 600V, 1200V and 1700V. Respecting the margin of safety, the IGBT
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Figure 3.2: Voltage and current ratings required.
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module CM200DU-24NFH (1200 V, 200 A) from Powerex, Inc. is used for this analysis.
Following data is available from the device datasheet:
• VCE,sat as a function of the collector current at 25 ◦C and 125 ◦C.
• VF as a function of the emitter current at 25 ◦C and 125 ◦C.
• EON, EOFF, ERR as a function of the collector/emitter current at 125 ◦C and 600V.
• IGBT and diode transient thermal impedance.
Following assumptions are made:
• EON, EOFF, ERR are assumed to be independent of temperature since the data is
specified only at 125 ◦C.
• EON, EOFF, ERR are directly proportional to the voltage switched since the data
is specified only at 600V.
• VCE,sat, VF at temperatures other than 25 ◦C and 125 ◦C are found by linear in-
terpolation.
• The gate voltage and the gate resistor are same as the ones at which the data is
specified in the datasheet.
• The transient thermal impedance can be represented by a first order circuit.
• For simplification, the IGBT thermal impedance is also used for the diode.
• The heat sink is an isothermal sink with ∼ 0 thermal impedance (to the ambient);
and the ambient is at a constant temperature of 25 ◦C.
Under the assumptions above, simulations were run for an idealized Buck converter
circuit at several operating points and the results were found to be in good agreement
with the manufacturer’s loss estimation software (Table 3.1). The IGBT losses (switch-
ing and conduction) calculated in the simulations matched with the manufacturer’s
software within ∼ 5% or better at all operating points except one. The diode switching
losses matched with the manufacturer’s software within ∼ 10% or better at all operating
points, but the diode conduction losses had higher errors.
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IGBT switching (W) IGBT conduction (W)
Manufacturer’s
software
Simulated
Manufacturer’s
software
Simulated
OP1 102 101 159 168
OP2 130 130 466 464
OP3 65 65 466 466
OP4 100 99 26 30
Diode switching (W) Diode conduction (W)
Manufacturer’s
software
Simulated
Manufacturer’s
software
Simulated
OP1 132 121 87 103
OP2 166 155 78 88
OP3 83 78 78 92
OP4 124 116 50 61
IGBT Tj(
◦C) Diode Tj(
◦C)
Manufacturer’s
software
Simulated
Manufacturer’s
software
Simulated
OP1 59 65 74 59
OP2 98 114 88 62
OP3 89 105 67 50
OP4 43 44 64 52
Table 3.1: Comparison of the losses calculated in the simulation against the manufac-
turer’s software for IGBT CM200DU-24NFH. OP1 . . . OP4 are some operating points.
Errors as high as ∼ 25 ◦C were seen in the estimation of the junction temperature.
This is attributed to the use of the same junction to case thermal impedance for the
IGBT and the diode — the IGBT junction temperatures were overestimated whereas the
diode junction temperatures were underestimated. It is possible that the errors in the
junction temperature estimation cause the errors in the diode conduction losses. It must
be noted that the simplified simulation model is not an accurate thermal representation
of the physical device in the first place. Therefore, with reasonable agreement with the
manufacturer’s software, the simulation model is deemed satisfactory for the calculation
of the losses. It is understood that the predicted junction temperatures are more of an
indicator of the calculated losses, and not the accurate estimates of the actual junction
temperature.
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3.2 Simulation of the DMC OE Wdg. drive
This section describes the procedure and presents the results of the simulation of the
direct matrix converter (DMC) based open-end winding (OE Wdg.) drive with semi-
conductor loss calculations for the system chosen (480V, 80 kVA).
3.2.1 Operating points used
The simulations are run at the switching frequencies 6 kHz, 12 kHz, 18 kHz, and at power
factor control parameters α = 0 (leading), α = 0.5 (unity power factor), and α = 1
(lagging). Simulations are run with a triangular carrier and a sawtooth carrier to
analyze the effect of the carrier on the semiconductor losses and on the input current
and the output voltage distortion. The third-order filter design of Table 2.10 is used for
the input current filter.
To expedite the simulations, an RL load is used instead of a motor load. The
impedance of the load is fixed at Zbase∠φ where φ : cosφ = 0.8, φ > 0. Therefore the
inductance is a function of the output frequency; while unrealistic for a passive load,
this load is used so that the magnitude of the impedance and the power factor control
range don’t change with the output frequency. The output frequency is varied from
15 Hz to 75 Hz in steps of 15 Hz. The output voltage is set according to a V/f control
law:
Vout =
fout
fbase
Vbase (3.6)
where fbase = 60Hz. The power drawn by this load at different operating points is
shown in Fig. 3.3. The expected power-frequency characteristic is also shown.
A total of 90 simulations at 3 different switching frequencies, 3 different input power
factors, 5 different load conditions, and 2 different carriers are run. It is neither practical,
nor necessary, to discuss the waveforms for every single operating point. Waveforms for
one operating point are shown and it is understood that the waveforms from the other
operating points are similar.
Let the switching frequency fsw be 6 kHz. Let the power factor control parameter α
be equal to 1. Let the output frequency fout be 75Hz. The output voltage is determined
from (3.6). Let the carrier be triangular. Fig. 3.4 shows the input and the output
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Figure 3.3: Output power as a function of the output voltage frequency.
voltages and currents at this operating point. The common-mode voltage is also shown.
As expected, the input and the output currents are sinusoidal and the common-mode
voltages at both sets of terminals is zero.
It must be mentioned that the chosen IGBT/diode would be inadequate at this
operating point, and at all operating points with fout = 75Hz, since the input current
would exceed the device rating at its peak value. However, the conclusions drawn from
these hypothetical operating points (fout = 75Hz) are still useful in identifying the
patterns in the semiconductor losses and input/output waveform quality.
The semiconductor losses and the estimated junction temperatures for this operating
point are shown in Fig. 3.5. Since only one set of vectors is used for output voltage
synthesis (α = 1), the switching losses in the converters vanish alternately.
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Figure 3.4: Simulation results of the DMC based OE Wdg. drive: input/output wave-
forms for the operating point fsw = 6kHz, α = 1, fout = 75Hz with triangular carrier.
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Figure 3.5: Simulation results of the DMC based OE Wdg. drive: semiconductor losses
and junction temperatures for the operating point of Fig. 3.4.
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3.2.2 Effect of the carrier
In three-phase voltage source inverters (VSIs), a switch turns ON and OFF once every
switching cycle independent of the carrier used (sawtooth or triangular). However, a
triangular carrier eliminates the dominant switching frequency harmonic in the output
line-to-line voltage. Therefore a triangular carrier is almost always used [2].
The advantages of using a triangular carrier, however, are not certain in the pre-
sented drives. It will be shown in a later section that the switching strategy proposed
in the previous chapter does in fact reduce the switching losses. Assuming, for now,
that this is indeed the case, the switching sequences for one direct matrix converter of
the open-end winding drive with a triangular carrier and a sawtooth carrier are shown
in Fig. 3.6.
The number of the switching transitions in one switching cycle is clearly lower with
a sawtooth carrier, which may translate into lower switching losses. Therefore if the
triangular carrier does not offer significant reduction in the harmonics, it may be better
to use a sawtooth carrier.
The spectrum of the output voltage vA1A2 of Fig. 3.4 is shown in Fig. 3.7. The spec-
trum at the same operating point, but with a sawtooth carrier, is also shown. Spectra
of the input current at similar conditions (same operating point, different carriers) are
shown in Fig. 3.8. The most stringent limits set forth in IEEE 519-1992 [80] are also
marked in the low-frequency detail of the input current spectra.
While the spectra with different carriers are different, it cannot be concluded if one
carrier is necessarily better than the other. Therefore further investigation would be
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Figure 3.6: Vector sequences for a direct matrix converter of the DMC OE Wdg. drive
for (a) triangular and (b) sawtooth carriers.
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conducted across all operating points and topologies to determine the more suitable
carrier.
102 103 104
10−3
10−2
10−1
100
Frequency (Hz)
N
or
m
al
iz
ed
 a
m
pl
itu
de
 
 
Sawtooth
Triangle
(a) Entire range
200 400 600 800 1000
10−3
10−2
10−1
Frequency (Hz)
N
or
m
al
iz
ed
 a
m
pl
itu
de
 
 
Sawtooth
Triangle
(b) Low-frequency
5400 5600 5800 6000 6200 6400 6600
10−1
100
Frequency (Hz)
N
or
m
al
iz
ed
 a
m
pl
itu
de
 
 
Sawtooth
Triangle
(c) Sidebands of fsw
Figure 3.7: Spectra of the output voltage for different carriers at the same operating
point.
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point.
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3.2.3 Waveform quality
The harmonic content in the output voltage and the input current across all operating
points for different carriers is shown in Figs. 3.9 and 3.10 respectively. The harmonic
content is defined as:
Harmonic content =
√√√√∑
h 6=1
(
xh
x1
)2
(3.7)
where h is the harmonic order and x is either the voltage or the current [11].
Although the harmonic content defined above is generally known as total harmonic
distortion (THD) [11], the use of the term THD is being avoided on purpose to avoid
confusion with THD as defined in [80] that considers harmonics only up to the 50th
order for THD calculation.
The harmonic content in the output voltage is independent of the switching fre-
quency and the carrier used. If the switching frequency is sufficiently larger than the
output frequency, the independence of the output voltage harmonic content from the
switching frequency is expected. Similar harmonic content with triangular and sawtooth
carriers, however, is an important result and will prove useful in determination of the
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Figure 3.9: Harmonic content in the output voltage.
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Figure 3.10: Harmonic content in the input current.
most suitable carrier.
In case of the input current, a clear reduction in the harmonic content is seen as
the switching frequency is increased. This is expected because the filter offers a higher
attenuation as the switching frequency increases. The relationship between the harmonic
content and the carrier is, once again, not definite. However, the harmonic content at
α = 0.5 is consistently lower with a triangular carrier — it is generally desirable to
operate at unity power factor and the lower harmonic content offered by the triangular
carrier at α = 0.5 favors the use of this carrier.
3.2.4 Power factor control
Since the load power factor is 0.8 (lagging), α = 0 should yield an input power factor
of 0.8 (leading), α = 0.5 should yield unity input power factor, and α = 1 should
yield an input power factor of 0.8 (lagging). The leading current drawn by the input
filter capacitor, however, affects the power factor angle. This is shown in Fig. 3.11(a)
for all operating points. The input power factor approaches its intended value as the
load increases and the filter capacitor current becomes smaller in comparison to the
fundamental current drawn by the drive.
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Figure 3.11: Input power factor control.
The effect of the input capacitor on the power factor control range is illustrated
in Fig. 3.11(b): the blue region is the ideal power factor control range and the yellow
region is the range in which the power factor can be controlled in presence of the input
filter capacitor. The green region is the intersection of the two. The region enclosed
in red represents the values of the load for which the power factor can be controlled to
unity.
3.2.5 Semiconductor losses
The semiconductor losses for the direct matrix converter based open-end winding drive
are calculated using the procedure described earlier in this chapter. The losses are
calculated at different switching frequencies and at different values of the input power
factor control parameter α. Both, triangular and sawtooth, carriers are used to examine
the effect of the carrier on the losses.
The losses for α = 0 and α = 1 are shown in Fig. 3.12. The losses for α = 0.5
(upf) are shown in Fig. 3.13. As expected, the choice of the carrier and the switching
frequency don’t affect the conduction losses. The switching losses (difference between
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the conduction losses and the total losses) increase in proportion to the switching fre-
quency. The total losses with the triangular carrier and the sawtooth carrier are similar
when only one set of vectors is used (α = 0, 1) due to the following factors:
• The losses are dominated by the conduction losses that are independent of the
carrier,
• the switching losses are incurred only in one converter at a time (Fig. 3.5(a)),
• and in the converter that incurs switching losses, the number of transitions with
a triangular carrier is only slightly higher than that with a sawtooth carrier.
In the general case when both sets of vectors are used, the difference in the number
of switching transitions between the two carriers is more pronounced (Fig. 3.6). Of
special interest is the case with α = 0.5 since it represents the most desirable operating
point (upf input). A clear advantage in the semiconductor losses is observed with the
sawtooth carrier for this case (Fig. 3.13(c)).
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Figure 3.12: Semiconductor losses in the DMC based OE Wdg. drive at different
operating points when modulated using only one set of vectors.
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Figure 3.13: Semiconductor losses in the DMC based OE Wdg. drive at different
operating points when modulated for unity input power factor.
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3.3 Simulation of the IMC OE Wdg. drives
This section presents the results of the simulation of the I-type and the T-type indi-
rect matrix converter based open-end winding drives using the same loss calculation
framework and the same operating points as the last section. The effect of the carrier
will be discussed within the subsections discussing the waveform quality and the losses.
Semiconductor devices and input filter identical to the previous section are used.
3.3.1 Waveform quality
The harmonic content in the output voltage (Fig. 3.14) and the input current (Fig. 3.15)
across all operating points for different carriers are shown for both of the indirect topolo-
gies, where the harmonic content is defined in (3.7).
As found in the direct matrix converter case, the harmonic content in the output
voltage is independent of the switching frequency and the carrier used. A reduction
in the harmonic content of the input current with higher switching frequency is also
observed. The harmonic content in the input current also seems somewhat lower with
the triangular carrier at most, but not all, operating points.
3.3.2 Power factor control
The plots of the power factor angle for all operating points are shown in Fig. 3.16(a) for
the I-type topology and in Fig. 3.16(c) for the T-type topology. The results are similar
to the previous section on the DMC based OE Wdg. drive since the converter topology
does not affect the fundamental frequency behavior.
The power factor control ranges for both of the indirect topologies are illustrated in
Figs. 3.16(b) and 3.16(d), and they are similar to the power factor range of Fig. 3.11(b)
for the direct MC OE Wdg. drive.
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Figure 3.14: Harmonic content in the output voltage.
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Figure 3.15: Harmonic content in the input current.
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Figure 3.16: Input power factor control.
108
3.3.3 Semiconductor losses
It is desirable that an electric drive draws sinusoidal currents in phase with the input
voltages. Even though the cases α = 0, 1 have been considered earlier for completeness,
in general a matrix converter based open-end winding drive would operate at α ' 0.5
(α needs to be slightly higher than 0.5 to compensate for the leading current drawn by
the input filter).
The semiconductor losses in the I-type indirect drive for α = 0.5 are shown in
Fig. 3.17, and Fig. 3.18 shows the semiconductor losses at the same conditions for the
T-type drive. Losses have been computed for both carriers. As observed in the case
of the direct matrix converter based drive, the conduction losses are unaffected by the
choice of the carrier and the switching frequency; and the switching losses increase with
the switching frequency. An advantage in the semiconductor losses is observed with the
sawtooth carrier for both of the indirect drives (Figs. 3.17(c), 3.18(c)).
Validation of the proposed loss-optimal vector sequence
In the last chapter, two vector sequences that minimized the number of transitions in the
load-end converters were identified. Between the two sequences identified, one sequence
had the additional property of distributing the switching transitions among the phase
legs more symmetrically and eliminating the vmax ↔ vmin transitions. Therefore further
reduction in the switching losses due to overall reduction in the voltage switched was
expected.
The dependence of the losses on the vector sequence is investigated in Fig. 3.20 at
the operating point fout = 60Hz, fsw = 12 kHz, α = 0.50 for the T-type topology with
a triangular carrier. Results include the vector sequence without any rearrangement
and the two sequences with minimum transitions. The two sequences with minimum
transitions are also illustrated in Fig. 3.19. Following observations are made:
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Figure 3.17: Semiconductor losses in the I-type indirect MC based OE Wdg. drive at
different operating points when modulated for unity input power factor.
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pared to sawtooth at α = 0.5
Figure 3.18: Semiconductor losses in the T-type indirect MC based OE Wdg. drive at
different operating points when modulated for unity input power factor.
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Figure 3.19: Vector sequences with the minimum number of switching transitions.
• The conduction losses do not depend upon the vector sequence (expected),
• reducing the number of transitions reduces the switching losses (expected),
• and using the vector sequence of Fig. 3.19(a) that eliminates vmax ↔ vmin transi-
tions (middle plot in Fig. 3.20) reduces the switching losses further.
Although the validation of the proposed loss-optimal vector sequence is provided for
only one topology at only one operating point, it is expected that the applicability would
hold over all operating points and all topologies. The semiconductor losses discussed so
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minimum transitions without vmax ↔ vmin elimination (right, Fig. 3.19(b)).
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far in this chapter (with the exception of Fig. 3.20), use the proposed vector sequence
(with vmax, vmid, vmin replaced by va, vb, vc respectively for the DMC OE Wdg. drive).
3.4 Summary and conclusions
3.4.1 Choice of the carrier
The output voltage harmonic content is found to be independent of the choice of the
carrier for all three topologies. Slight reduction in the input current harmonic content
with a triangular carrier is seen in all three topologies. However, the reduction is not
present across all operating points and the relationship of the harmonic content with
the carrier cannot be considered definite.
As argued earlier, even though the operating points with α = 0, 1 are included for
completeness, α = 0.5 represents the most relevant operating points since operation
at upf input conditions is almost always desired in drive applications. Comparing the
semiconductor losses with the two carriers in Figs. 3.13(c), 3.17(c), and 3.18(c), it is seen
that a sawtooth carrier performs better than a triangular carrier across all topologies.
This is also consistent with the arguments made in the favor of the sawtooth carrier in
Section 3.2.2 citing the lower number of switching transitions with the sawtooth carrier
(Fig. 3.6).
Therefore, with possibly a slight disadvantage in the input current harmonic content
and a clear advantage in the switching losses, a sawtooth carrier would be the carrier
of choice for matrix converter based open-end winding drives.
3.4.2 Quality of the input and the output waveforms
A comparison of the output voltage harmonic content shown in Figs. 3.9(b) (direct
MC, sawtooth), 3.14(b) (I-type, sawtooth) and 3.14(d) (T-type, sawtooth) shows that
the harmonic content in the output voltage is similar for all three topologies. The
simulations were run with ideal switches and ideal switching signals. In practice, the load
terminals in the direct matrix converter based open-end winding drive will occasionally
see the clamp voltage, increasing the output voltage distortion slightly.
A comparison of the input current harmonic content in Figs. 3.10(b) (direct MC,
113
sawtooth), 3.15(b) (I-type, sawtooth) and 3.15(d) (T-type, sawtooth) favors the direct
matrix converter based open-end winding slightly over its indirect counterparts. No
difference is noted between the two indirect implementations.
While not absolutely essential, in the direct matrix converter based open-end winding
drive reported by Gupta, a third clamp circuit is connected at the input terminals to
set the clamp capacitor voltage. The small current drawn by the clamp circuit will
contribute toward additional harmonic content in the input current. Harmonic content
in the input/output waveforms of the indirect implementations will, of course, remain
unaffected by any clamp-related effects.
3.4.3 Components required
Table 3.2 shows the semiconductor, passive components, and the instrumentation re-
quirements of the three matrix converter based open-end winding drives. All semi-
conductors are rated for 1200 V, 200 A (for the system considered). The input filter
components are also identical for all three implementations.
The purpose of the clamp/brake IGBT and resistor was discussed earlier — this
arrangement is necessary to stop the motor and prevent overvoltages in case of faults;
and also to regulate the clamp capacitor voltage while avoiding static losses in the case
of the direct implementation. A DC voltage sensor is necessary to monitor the clamp
capacitor voltage or the voltage vmax − vmin to trigger the brake IGBT.
Two AC voltage sensors are required to sense the balanced input voltages for mod-
ulation. Imbalance at the input may necessitate the use of third sensor.
The direct matrix converter based drive requires current sensing for intelligent com-
mutation. While current sensing is not required for intelligent commutation in the
indirect drives, AC current sensors are required for closed-loop operation (discussed in
the next chapter). Only two AC current sensors are required for motor currents; a third
sensor, however, may be included to sense the low-frequency common-mode current.
The circuit protection components (fuses, relays etc.) are not included in Table 3.2.
The protection requirements are expected to be identical.
Overall, the I-type indirect matrix converter based open-end winding drive has the
highest semiconductor requirements although the addition of a third clamp circuit would
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Component DMC I-type T-type
IGBTs with free-
36 36 36
Semiconductors
wheeling diodes
Clamp/NPC diodes 12 18 –
Clamp capacitor
1 1 1
discharge/brake IGBT
Filter
Identical Identical Identical
Passives
(Lf , Cf , Ld, rd)
Clamp capacitor 1 – –
Clamp capacitor
1 1 1
discharge/brake resistor
AC voltage sensors 2 (3) 2 (3) 2 (3)
InstrumentationAC current sensors 2 (3) 2 (3) 2 (3)
DC voltage sensor 1 1 1
Table 3.2: Semiconductor, passive component, and instrumentation requirements of the
three matrix converter based open-end winding drives.
bring the semiconductor requirements of the DMC OE Wdg. drive on par with the I-
type. Due to the clamp capacitor, the direct drive has the highest passive component
requirements even though the filters for all three implementations are identical. The
instrumentation requirements for the three drives are identical. The T-type indirect
drive has the lowest semiconductor and the lowest passive component requirements
among all implementations.
3.4.4 Semiconductor losses
The semiconductor losses for the three topologies were discussed individually in the
previous sections. Fig. 3.21 shows the conduction losses for the three topologies on the
same plot for α = 0.5: plots at all switching frequencies for both carriers are included
although, as expected, the switching frequency and the carrier have no effect on the
conduction losses.
At any given instant in the I-type drive, 18 semiconductor devices conduct; the
number of conducting devices is 12 for the T-type and the direct drive. Consequently
the conduction losses in the I-type drive are the highest among the three.
In the T-type drive, the input current corresponding to the input phase with the
highest instantaneous voltage is conducted through only one IGBT (or only one diode)
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Figure 3.21: Conduction losses for the matrix converter based drives at α = 0.5.
at near upf input conditions. The same holds true for the input current corresponding to
the lowest instantaneous voltage. In the direct drive, all currents are conducted by two
devices at all times. Therefore the conduction losses in the T-type drive are somewhat
lower than the direct matrix converter based drive, even though the total number of
conducting devices is the same. Overall, the T-type indirect matrix converter drive
incurs the lowest conduction losses.
The switching losses for the three topologies at fsw = 18 kHz and α = 0.5 are shown
in Fig. 3.22. We have already established that using a sawtooth carrier results in lower
switching losses, and it is observed once again in Fig. 3.22. The switching losses of
the two indirect implementations are identical as expected. At higher loads, the direct
matrix converter based drive shows a slight advantage in the switching losses (with
the recommended sawtooth carrier). However, the slight advantage is not enough to
offset the higher conduction losses as seen in Fig. 3.23, that shows the total losses at
fsw = 18 kHz.
The total losses are the lowest for the T-type drive, followed by the direct matrix
converter based drive. Due to the high conduction losses, the total losses are the highest
for the I-type drive. Although the Fig. 3.23 is at fsw = 18 kHz, the T-type drive will
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Figure 3.22: Switching losses for the matrix converter based drives at α = 0.5.
have the lowest losses at fsw < 18 kHz as well since its conduction losses are the lowest
(Fig. 3.21). It is, however, possible that the direct matrix converter based drive could
have lower losses than the T-type drive at switching frequencies higher than 18 kHz.
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Figure 3.23: Total losses for the matrix converter based drives at α = 0.5.
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Sources of error
The model used for loss calculation is data-driven, and it does not model the physical
processes of semiconductor conduction and switching. Further inaccuracies are caused
due to limited data and simplistic thermal modeling. Some disagreement with the
manufacturer’s loss estimation software also exists.
On occasion, the simulation software used predicts negative switching losses that
are ignored (clipped at zero). While the absolute values of the individual data points
ignored is insignificant compared to EON, EOFF, ERR, it is possible that the cumulative
magnitude causes a significant error. A possible reason for the prediction of negative
losses may be the incorrect assignment of the device in which losses are incurred.
Therefore a certain degree of error is to be expected in the values estimated. Based
on the disagreement with the manufacturer’s software for the loss estimation of simple
circuits, the error seems to be in the range of 10%–20%. The accuracy of the manufac-
turer’s software is itself not published. A complete evaluation of the conclusions related
to the semiconductor losses is possible only by measurements made on experimental
prototypes at the rated values which is beyond the scope of this work.
3.4.5 Conclusions
Based on the results and the discussion in this section, a sawtooth carrier is recom-
mended for matrix converter based open-end winding drives due to its lower losses and
similar harmonic distortion as the triangular carrier.
The harmonic distortion in the output voltages of all three matrix converter based
open-end winding drives is similar. The input current distortion is somewhat better in
the direct matrix converter drive. However, inclusion of the necessary clamp circuits
is expected to degrade the output voltage distortion and possibly the input current
distortion to some degree in a practical circuit. Therefore, the waveform quality with
all three topologies will likely be similar.
The effect of the filter capacitor on the input power factor is, as expected, same for
all three topologies.
Based on its higher semiconductor count and high semiconductor losses, the I-type
indirect drive is excluded from further consideration. The T-type indirect drive uses
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lesser semiconductor and passive components compared to the direct matrix converter
based drive. The semiconductor losses are also lower. Furthermore, the advantages
of the indirect approach include naturally intelligent commutation and natural LVRT
integration. Some additional losses may occur in the direct matrix converter based drive
due to the reverse recovery in the clamp diodes.
As a result of its lowest semiconductor and passive parts count, lowest semicon-
ductor losses, and additional advantages of naturally intelligent commutation and the
possibility of LVRT implementation without additional components, the T-type drive
of Figs. 1.9(b) and 2.12(b) emerges as the most promising topology among the three
matrix converter based open-end winding drives. In the next chapter, this T-type drive
will be compared against the state-of-the-art drive systems using a closed-loop motor
control framework.
Chapter 4
Matrix converter based open-end
winding drives: a comparison
with the state-of-the-art
The theory of operation of matrix converter based open-end winding drives for common-
mode voltage elimination was discussed in Chapter 2. Experimental results were pro-
vided to prove the drives operation. The analysis of the common-mode performance
was reserved for later. In this chapter, experimental evidence of common-mode voltage
elimination in the indirect matrix converter based open-end winding drives will be pro-
vided. Results showing significant reduction in the shaft voltage and the ground current
compared to the state-of-the-art will prove the superior common-mode performance of
the presented drives. A related issue of circulating currents in the open-end winding
drives, and possible solutions to this issue will also be discussed.
Having established the common-mode reduction in the presented drives experimen-
tally, these drives will be compared against the state-of-the-art converters on the in-
put/output waveform quality, semiconductor and passive parts count, and semiconduc-
tor losses, to determine if the matrix converter based open-end winding drives present a
viable alternative. The analysis will be conducted for a typical industrial motor drive.
The T-type indirect topology will be used as the representative of the matrix converter
based open-end winding drives due to its advantages over the other two implementations
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(direct and I-type indirect).
4.1 Common-mode performance of the presented drives
The introduction to this dissertation briefly discussed the generation of the common-
mode voltage in the state-of-the-art drives. These drives use a voltage source inverter
(VSI) to generate variable frequency AC output voltages from one or more DC input
voltages. Two- and three-level inverters (2L-VSI, 3L-VSI) are common in industrial
drives although medium- and high-voltage applications favor multilevel [38] and modular
multilevel inverters [81–88].
Chapters 2 and 3 discussed three topologies of matrix converter based open-end
winding drives for common-mode elimination. In this section the common-mode per-
formance of the presented indirect matrix converter based open-end winding (IMC OE
Wdg.) drives will be evaluated against the VSIs used in the state-of-the-art systems.
The I-type IMC OE Wdg. drive will be used for the common-mode comparison. Results
from the T-type IMC OE Wdg. drive are expected to be similar.
Common-mode voltages at the motor terminals excite the motor parasitic capaci-
tances and cause ground currents (from the motor terminals, into the earth ground).
These ground currents cause electromagnetic interference. The detrimental bearing cur-
rents are also a part of the ground currents. Shaft voltage can be used an indicator of
the bearing currents [7, 8]. Therefore, measuring ground currents and shaft voltages
provides an estimate of the undesirable effects of the output common-mode voltage.
Fig. 4.1 shows the AC induction motor of Table 2.13 fitted with a brush and a
grounding braid to measure the shaft voltage and the ground current. An off-the-shelf
shaft-grounding brush is mounted such that the brush is in electrical contact with the
motor shaft but the housing (connected electrically to the brush) is isolated from the
motor body. A grounding braid connects the motor assembly to the earth ground. No
other path to the earth exists and the entire ground current must flow through the
grounding braid. A small cable is inserted to enable the current measurement using a
high-bandwidth current probe. A Rogowski current probe (bandwidth 1MHz) is also
connected to measure any low-frequency common-mode current flowing in the stator
windings.
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Figure 4.1: Setup for the measurement of shaft voltage and ground current.
To evaluate the common-mode performance of different drive topologies, the motor
was driven from each of the following drives: I-type indirect matrix converter based
open-end winding drive (I-type IMC OE Wdg.), two-level VSI (2L-VSI), and three-
level VSI (3L-VSI). The circuit of the matrix converter based drive has already been
described in a previous chapter. To realize the 2L-VSI, a part of the T-type topology
(circuit diagram in Fig. 2.12(b)) was controlled using symmetrical space vector pulse
width modulation [2]. The 3L-VSI was realized using one three-phase three-level bridge
of the I-type topology (circuit diagram in Fig. 2.12(a)) and was controlled using sine-
triangle PWM with third harmonic injection [2]. Regulated DC voltage sources were
used for both the VSIs.
An input voltage of ≈ 135V was used for the matrix converter based open-end
winding drive. At this input voltage and at its maximum voltage transfer ratio, the
drive generates the rated motor voltage. The DC bus voltage for the VSIs was ≈ 290V
(split between two ≈ 145V buses for the 3L-VSI). The inverters generate the rated
motor voltage at full modulation index for this DC input. The output voltage is set
according to V/f = 200/60V/Hz and the output fundamental frequency fout. The
switching frequency fsw is ≈ 10 kHz in all cases.
Fig. 4.2 shows the shaft voltage and the ground current for the I-type IMC OE Wdg.
drive and the two VSI based state-of-the-art drives. Consistent with the literature, the
common-mode effects are lower in the 3L-VSI as compared to the 2L-VSI. However,
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(a) I-type indirect matrix converter based open-end winding (I-type IMC
OE Wdg.) drive
(b) Three-level VSI (3L-VSI)
(c) Two-level VSI (2L-VSI)
Figure 4.2: Shaft voltage and ground current for (a) the I-type IMC OE Wdg. drive,
(b) 3L-VSI and (c) 2L-VSI. Note that the top two plots use 500 mA/div whereas the
bottom plot uses 1 A/div scaling for the ground current. fout = 50Hz.
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the shaft voltage and the ground current, both, are lowest in the presented IMC OE
Wdg. drive (Fig. 4.2(a)). Very few current spikes with a magnitude larger than 200mA
are observed in the presented drive whereas such spikes are more frequent, and have
a higher magnitude, with the VSIs. No definite shape of the near-zero shaft voltage
is noted in the matrix converter drive as opposed to the VSIs where the shaft voltage
follows the shape of the common-mode voltage generated.
The output frequency in Fig. 4.2 is 50Hz. Similar results (relatively smaller and
infrequent spikes in ground currents, near-zero shaft voltage) are observed at other
operating conditions and time scales. Table 4.1 compares the rms and the peak values
of the ground currents for the three drives at several different operating points. A clear
reduction in the ground currents is observed with the IMC OE Wdg. drive. Coupled
with the near-zero shaft voltage (Fig. 4.2(a)), it is expected that the bearing currents
in the matrix converter based open-end winding drives would be extremely small.
However, as small as the ground currents are, they are not zero. The presence of
finite ground currents is due to the finite common-mode voltage present in the drive
output — during the dead time included for safe commutation, the voltages at the
machine terminals do not add to zero. This is illustrated in Fig. 4.3 for the single-ended
version of the I-type indirect matrix converter based drive (Fig. 2.1). The vector applied
at the machine terminal switches from ~vxnd to ~vdxn. During the commutation, two load
phases get connected to the same link voltage resulting in a net common-mode voltage.
Therefore, presence of finite dead time is a source of common-mode voltage gener-
ation in the MC-based OE Wdg. drives. Yet another source of common-mode voltage
generation is the finite voltage drop across the conducting devices. These sources of
peak (mA) rms (mA)
fout (Hz) IMC OE Wdg. 3L-VSI 2L-VSI IMC OE Wdg. 3L-VSI 2L-VSI
30 520 760 1360 26 46 83
40 500 960 1360 26 49 84
50 480 920 1400 26 48 85
60 580 960 1320 25 48 86
Table 4.1: Comparison of rms and peak values of ground currents in different drive
topologies.
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Figure 4.3: Common-mode voltage generation during commutation.
common-mode voltage generation have been discussed in [64, 79] for the direct matrix
converter based open-end winding drive. The dead time and the device drops lead to
high-frequency as well as low-frequency common-mode voltage generation. A difference
between the common-mode voltages at the two sets of machine terminals, coupled with
the low common-mode impedance offered by the stator windings (Rs + Lls per phase)
at low frequencies, results in rather large ‘circulating currents’ — circulating currents
are low-frequency common-mode currents that flow from one machine terminal to the
other as opposed to the high-frequency common-mode currents that flow from both sets
of the machine terminals into the earth ground.
The presence of low-frequency common-mode currents (circulating currents) is noted
in Fig. 4.4. Even though the ground currents are lower in the presented drives, the rms
value of the common-mode currents is higher than the VSI based drives due to the circu-
lating currents as shown in Table 4.2. While benign in comparison to the high-frequency
common-mode currents, the low-frequency circulating currents are still undesirable due
to the ohmic losses caused. Furthermore, these currents may render ineffective any
common-mode impedance added to attenuate the high-frequency common-mode cur-
rents.
The solutions used to impede the common-mode current in VSIs are also applica-
ble here. Gupta and Somani [64, 79] have discussed the passive approach of adding
a common-mode choke as well as the active approach of modifying the commutation
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Ground current
Circulating current iA + iB + iC (low-frequency)
Motor current iA
Figure 4.4: Circulating current in the I-type indirect matrix converter based open-end
winding drive. fout = 60Hz.
pattern. The active approach has been investigated further by Baranwal [89]. A zero-
sequence current controller [90] may prove highly effective in eliminating the circulating
currents without having to add common-mode impedance.
Based on the results from the I-type IMC OE Wdg. drive, it is concluded that
matrix converter based open-end winding drives significantly reduce the shaft voltage
and the ground currents. In particular, the near-zero values of the shaft voltage suggest
nearly complete elimination of the bearing currents. However, the finite switching times
and the finite device drops do not allow a complete elimination of the common-mode
voltage and thus the ground currents. Moreover, the difference in the common-mode
voltages at the two sets of terminals results in large circulating currents.
IMC OE Wdg. 3L-VSI 2L-VSI
fout (Hz) iA (A) iCM (A) iA (A) iCM (A) iA (A) iCM (A)
30 6.42 0.41 6.43 0.0115 6.32 0.0275
40 7.35 0.39 7.26 0.0125 7.24 0.0278
50 8.36 0.45 8.18 0.0126 8.18 0.0281
60 9.35 0.46 8.98 0.0124 9.38 0.0285
Table 4.2: Comparison of the low-frequency common-mode current (rms) for different
drive topologies: iCM is measured using a 1MHz probe and some high-frequency com-
ponents are attenuated. The rms value of the phase current is included for reference.
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4.2 A framework for comparison against state-of-the-art
In the previous section, the superior common-mode performance of the matrix converter
based open-end winding drives was demonstrated using the I-type IMC OE Wdg. drive.
Small values of shaft voltage suggested a nearly complete elimination of the bearing
currents; overall reduction in the ground currents was also observed.
In this section, a framework for comparing the matrix converter based open-end
winding drives to the back-to-back VSI based drives will be established such that the
semiconductor losses, semiconductor and passive parts count, and input/output wave-
form quality can be compared under uniform conditions for a typical industrial drive.
The conclusions related to the common-mode performance drawn in the previous section
would be assumed to extend to larger motors as well.
4.2.1 Back-to-back VSIs
Voltage source inverters fed from regulated DC voltage sources were used for comparison
in the previous section. In a practical drive system, the DC voltage is generated from
the input AC voltages using a rectifier. VSIs identical to the ones that drive the motor
can also be used in place of a traditional diode rectifier for better input current quality
and bidirectional power flow among other advantages. Back-to-back converters, where
the front-end (grid-side) and the load-end converters are both VSIs, are treated as the
state-of-the-art in this dissertation. A two-level inverter is the simplest voltage source
inverter and several leading manufacturers use this inverter topology. The block diagram
of the two-level back-to-back converter (2L-BBC) based drive is shown in Fig. 4.5.
The grid-side VSI (front-end) generates a regulated DC voltage. It is also responsible
for the input power factor control. The inductors connected at the front-end input
va
vb
vc
Figure 4.5: Two-level back-to-back converter (2L-BBC) based drive.
127
provide grid current filtering. Instead of a first-order inductive filter, higher order
filters (e.g. LCL,LLCL) may be used to reduce the cost and the size of the input
inductor [12, 77, 91, 92].
The three-level-neutral-point-clamped (NPC) inverter, proposed by Nabae et al. in
1981 [93], has a lower output harmonic distortion as compared to a 2L-VSI. The output
common-mode characteristics are also better as shown in the previous section. The
2L-VSIs in Fig. 4.5 can be replaced by 3L-VSIs to arrive at the three-level back-to-back
converter (3L-BBC) based drive shown in Fig. 4.6. The principle of operation is similar
to the 2L-BBC: the front-end generates a split DC bus and the load-side VSI connects
each one of the motor terminals to the three DC levels alternately.
The matrix converter based open-end winding drives will be compared to both back-
to-back converter topologies, two-level and three-level, in this chapter.
4.2.2 Semiconductor devices used for comparison
Since the aim of this analysis is to compare the different drives at a typical industrial
power/voltage level, most of the conclusions will be drawn using simulations. The base
system used in the previous chapter will be used again (480V, 80 kVA). The amplitude
of the line-to-line voltage for this system is 678.8V. This is also the minimum DC bus
voltage necessary for the VSIs to be able to generate the base voltage at the input and
the output. In practice, a somewhat higher voltage is necessary to compensate for the
voltage drop across the input inductors. Therefore the DC bus voltage is chosen to be
800V.
The semiconductor devices of the 2L-BBC of Fig. 4.5 need to block this DC bus
voltage whereas the semiconductor devices of the 3L-BBC of Fig. 4.6 need to block half
va
vb
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Figure 4.6: Three-level back-to-back converter (3L-BBC) based drive.
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of this voltage. Leaving a 33% margin of safety, the IGBT module CM200DU-24NFH,
used in the previous chapter for matrix converters, is found suitable for the 2L-BBC as
well. For the 3L-BBC, a 600V, 200A IGBT from the same product family, CM200DU-
12NFH, will be used. The semiconductor loss calculation model for the former IGBT
has already been discussed. A semiconductor loss calculation model was constructed for
the latter IGBT using the same assumptions. The losses predicted by the model show
good agreement with the manufacturer’s loss estimation software (Table 4.3).
4.2.3 Motor, control, and operating points used
A 460V, 75 hp motor is chosen for comparing the matrix converter based open-end
winding drive against the back-to-back VSI based drives on the criteria of waveform
quality, semiconductor losses, and parts count. The equivalent circuit parameters of
IGBT switching (W) IGBT conduction (W)
Manufacturer’s
software
Simulated
Manufacturer’s
software
Simulated
OP1 45 45 74 85
OP2 66 66 191 202
OP3 33 33 191 204
OP4 36 37 15 20
Diode switching (W) Diode conduction (W)
Manufacturer’s
software
Simulated
Manufacturer’s
software
Simulated
OP1 20 20 68 78
OP2 28 28 60 67
OP3 14 14 60 67
OP4 17 18 39 48
IGBT Tj(
◦C) Diode Tj(
◦C)
Manufacturer’s
software
Simulated
Manufacturer’s
software
Simulated
OP1 50 52 51 46
OP2 76 82 56 45
OP3 69 74 51 42
OP4 36 37 41 39
Table 4.3: Comparison of the losses calculated in the simulation against the manufac-
turer’s software for IGBT CM200DU-12NFH.
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this motor are provided in Table 4.4. This motor is controlled using the indirect rotor
field-oriented control [94]. In simulations a lower moment of inertia is used to accelerate
the steady state.
The analysis is conducted at a total of six operating points ranging from fully-
motoring to fully-generating, and including no-load and standstill conditions. These
operating points are marked on the torque-speed plane in Fig. 4.7. The analysis is
conducted at three switching frequencies fsw = 6kHz, 12 kHz, 18 kHz. For all drive
systems, unity input power factor is used — this is accomplished by closed-loop control
in the VSI based drives and by using suitable value of the power factor control parameter
α in the matrix converter drive. The T-type indirect matrix converter based open-end
winding drive topology is chosen as the representative topology among the three matrix
converter drives due to its lower parts count and lower semiconductor losses compared
to the other two implementations (I-type indirect and direct matrix converter based).
Parameter Value
Rated voltage 460V, 60Hz
Number of poles, p 4
Stator resistance, Rs 0.0580Ω
Stator leakage inductance, Lls 0.5333mH
Magnetizing inductance, Lm 23.1333mH
Rotor resistance, Rr 0.0667Ω
Rotor leakage inductance, Llr 0.5333mH
Moment of inertia, J 20 kgm2
Table 4.4: Parameters of the motor used for comparison.
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Figure 4.7: Operating points used for the analysis.
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4.3 Back-to-back two-level VSI (2L-BBC) based drive
This section reviews the results from the simulation of the back-to-back two-level VSI
(2L-BBC) based drive. The semiconductor losses are quantified for all operating points
of Fig. 4.7. The harmonic content in the input current is calculated at all operating
points except at the no-load and the standstill conditions (OP1, OP6 in Fig. 4.7); the
harmonic content in the output currents is calculated at all operating points except at
standstill (OP6 in Fig. 4.7).
Before discussing the losses and the harmonic distortion, the passive component
requirements are evaluated and the values used in the simulations are provided. The
semiconductor and the instrumentation requirements are discussed at the end of this
chapter.
4.3.1 Passive components required in 2L-BBC drive
Input inductor
At the AC side, the front-end converter applies a pulse width modulated voltage that
has a fundamental component approximately equal to the grid voltage — the equivalent
circuit of the front-end converter at the fundamental frequency is two voltage sources
connected through a reactance. The active and the reactive power flow is controlled by
varying the magnitude and the phase angle of the front-end AC voltage with respect to
the grid.
The switching frequency component of the front-end voltage causes a high-frequency
current to flow through the input inductor. The peak-to-peak value of this high-
frequency current depends upon the modulation index, the DC bus voltage, the switch-
ing frequency, and the input inductance. Let the modulation index be m, the DC bus
voltage be VDC , and the switching frequency be denoted as fsw as before. Let the input
inductor be Lf — same notation as the filter inductor in the matrix converter based
drives is being used. It has been shown in the literature [95–97] that the peak-to-peak
current ripple can be calculated as:
i˜pp =
mVDC
2
√
3Lffsw
m ∈ [m∗, 1/
√
3] (4.1)
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where i˜pp is the peak-to-peak ripple and m
∗ = 2/3(1 − 1/√3). The maximum value
of the modulation index for two-level (and three-level) VSIs is 1/
√
3. Inductance Lf
can be chosen based on the specifications on the maximum current ripple and further
evaluated in simulation for the total harmonic content in the input current. A first
order inductive filter is considered in this dissertation for the VSI based drives. Using a
higher order filter may be necessary or desirable to reduce the size and the cost [12,77].
It is clear from (4.1) that the largest inductance is required at the lowest switch-
ing frequency for the same peak-to-peak ripple, and that the peak-to-peak ripple is
linear with 1/fsw. It is reasonable to expect that the harmonic content would also be
proportional to the inverse of the switching frequency.
Fig. 4.8 shows the input current harmonic content at operating points OP2–OP5
for two different cases: in one case Lf is held constant and equal to the filter inductor
designed for the matrix converter drives in Table 2.10; in the other case, the product
Lffsw is held constant. For the latter case, Lf at fsw = 6kHz is such that the reactance
ωbaseLf is 0.05 pu where ωbase is the nominal grid angular frequency.
Since Lf in Table 2.10 is 0.0261 pu, the input current harmonic content character-
istics for Lf = constant and Lffsw = constant meet at fsw ≈ 12 kHz.
The harmonic content is nearly constant when Lffsw is held constant; and nearly
linear with 1/fsw when Lf is held constant. This result can be used to simplify the task
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Figure 4.8: Lf and input current harmonic content for a 2L-VSI front-end.
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of input inductor comparison — instead of designing filters for all three drives (2L-BBC,
3L-BBC, IMC OE Wdg.) to meet some specification and then comparing the size of
the input inductor, same input inductor will be used for all three drives at all operating
points, and the input current harmonic content would be compared. It is obvious that
a lower harmonic content would translate into a lower input inductor requirement for
meeting the same input current harmonic specification.
DC bus capacitor
It was shown in Fig. 1.2(b) that the size of the DC bus capacitor in drives applications
is dictated not by the task of filtering the PWM current ripple, but by the task of
absorbing the torque ripple. Let us, somewhat arbitrarily, put a limit of 5% on the
peak-to-peak ripple in the DC bus voltage. For a DC bus voltage of 800 Volts, this
specification restricts the DC voltage within 800 ± 20V at the torque transients with
the largest amplitude −Trated ↔ Trated. Fig. 4.9 shows the DC bus ripple at a load torque
transient −Trated → Trated for three different values of DC bus capacitance chosen such
that CDCfsw is constant.
The ratio CDC/Ibase to meet the DC bus voltage specification was arrived at by
simulations at fsw = 12 kHz. Starting from CDC/Ibase = 30µF/A, the ratio was reduced
until the ripple voltage exceeded +2.5%.
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Figure 4.9: CDC and DC bus voltage ripple for a 2L-BBC drive.
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To understand the reduction in the value of the capacitance required with increasing
switching frequency (CDCfsw = constant), the front-end controller design needs to be
considered. The front-end controller has a nested control loop architecture with inner
current loops and outer voltage and reactive power loops. The gain crossover frequency
of the inner loops is set to be approximately a tenth of the switching frequency. In-
creasing the switching frequency has the effect of increasing the gain crossover frequency
and thus, the closed-loop bandwidth. Consequently, the perturbations in the DC bus
voltage (due to torque ripple in the load) can be corrected faster.
Fig. 4.9 also suggests that the capacitance could be reduced further with the switch-
ing frequency for the same DC bus voltage ripple (CkDCfsw = constant, k > 1). However,
the rule CDCfsw = constant for determining the DC bus capacitance is deemed good
enough for the purpose of this dissertation. The value of CDC would be chosen from
Fig. 4.9 for different switching frequencies such that the peak DC voltage ripple is
∼ 2.5% for the largest load torque step.
4.3.2 Input and output current quality
The harmonic content in the input and the output currents is shown in Fig. 4.10.
The harmonic content reduces with the switching frequency as expected. The input
harmonic content has not been calculated for the no-load and the standstill conditions
(OP1, OP6). The output harmonic content has not been calculated for the standstill
condition (OP6).
4.3.3 Semiconductor losses
The semiconductor losses in the 2L-BBC drive are shown in Fig. 4.11 for all operating
points. The losses are categorized by the converter in which they occur. The semicon-
ductor losses are shown once again in Fig. 4.12 categorized by their type (conduction v.
switching).
Following observation are made:
• The semiconductor losses increase with the switching frequency.
• At lower switching frequencies, the losses are dominated by the conduction losses;
at higher switching frequencies, switching losses dominate.
134
• At lighter loads, most of the losses occur in the load-side converter (inverter).
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Figure 4.10: Harmonic content in the (a) input and the (b) output currents for the
2L-BBC drive.
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Figure 4.11: Semiconductor losses in the 2L-BBC drive. The front-end losses are rep-
resented by the green region, the inverter losses are represented by the blue region. A
circle with unit diameter represents 10 kW. Rated power is 75 hp (56 kW).
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(c) Semiconductor losses at fsw = 18 kHz
Figure 4.12: Semiconductor losses in the 2L-BBC drive. The conduction losses are
represented by the gray region, the switching losses are represented by the white region.
A circle with unit diameter represents 10 kW. Rated power is 75 hp (56 kW).
• At rated load, the front-end and the inverter incur similar losses.
• At rated load, the semiconductor losses are approximately 3%–5.5% of the rated
power depending upon the switching frequency.
Distribution of the losses
In addition to the total losses in a drive, the distribution of the losses among the
semiconductor devices is also an important consideration for thermal management and
packaging:
• The heat sink must be designed for the semiconductor device that incurs the
highest losses — symmetrical losses among all semiconductor devices are optimal
for the heat sink design.
• Thermal cycling stresses the bonds at the chip and within the module leading to
device failure. A semiconductor junction with minimal temperature variation is
best from a reliability standpoint.
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It is therefore worthwhile to analyze the distribution of the losses among the devices.
Fig. 4.13 shows the junction temperatures for the operating points with the highest losses
(OP2, OP3) at the highest switching frequency used.
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Figure 4.13: Junction temperatures for the 2L-BBC drive.
Every dot represents a semiconductor device (the IGBT and antiparallel diode
are lumped together). The blue characteristic is the minimum junction temperature
reached, the red characteristic is the maximum junction temperature reached, and the
black characteristic is the average junction temperature. It is desirable that the range
in which the junction temperature of a given device varies be as small as possible and
the maximum junction temperatures of all devices be as close as possible.
The losses in a 2L-BBC are symmetric as seen in Fig. 4.13. The 2L-BBC will be
used as the reference for analyzing the symmetry of losses in other drive topologies.
4.4 Back-to-back three-level VSI (3L-BBC) based drive
This section describes the results from the simulation of the back-to-back three-level
VSI (3L-BBC) drive shown in Fig. 4.6. Symmetrical SVPWM is used for all operating
points (OP1–OP6) and switching frequencies (6, 12, 18 kHz).
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4.4.1 Passive components
The 3L-BBC drive also requires input inductors and DC bus capacitors. The discussion
pertaining to the passive component sizing for the 2L-BBC drive (Section 4.3.1) can
be extended to this case. Same value of the input inductance as the two-level drive
(and the matrix converter based OE Wdg. drive) will be used. A higher or lower
input current harmonic content would simply translate into a higher or lower input
inductor requirement for meeting the same input current harmonic content specification
— the conclusions will remain unaffected by the specific value of the inductance used
for simulation. It is for consistency in comparison that the same value of inductance is
chosen for all drive topologies.
The task of regulating the DC bus is with the front-end converter in the VSI based
drives of Figs. 4.5 and 4.6. The DC bus voltage controller generates a d-axis current
reference and the current controller generates a voltage reference for the front-end AC
voltage based on this current reference. This part is identical in the two- and three-level
back-to-back VSI drives. Since the same load and the same DC bus voltage are used
for both VSI based drives, the capacitance requirements are identical to meet the DC
bus ripple voltage specification. However, to attain the same effective capacitance, the
individual capacitances in a 3L-BBC need to be doubled since they are series connected.
Of course, they are only charged to half the DC bus voltage. Therefore, in terms of the
energy stored in the DC bus (
∑
CV 2), the two- and the three-level back-to-back drives
have identical capacitance requirement. The value of the effective capacitance will be
determined from Fig. 4.9: the individual capacitances used will be twice this value.
4.4.2 Input and output current quality
The harmonic content in the input and the output currents is shown in Fig. 4.14.
As observed for the 2L-BBC drive, the harmonic content reduces with the switching
frequency. For the same input inductance and the same load, the harmonic content
in the input/output currents is lower than the two-level drive as expected. The input
harmonic content has not been calculated for the no-load and the standstill conditions
(OP1, OP6). The output harmonic content has not been calculated for the standstill
condition (OP6).
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Figure 4.14: Harmonic content in the (a) input and the (b) output currents for the
3L-BBC drive.
4.4.3 Semiconductor losses
The semiconductor losses in the 3L-BBC drive are shown in Fig. 4.15 for all operating
points. The losses are categorized by the converter in which they occur. The same
semiconductor losses categorized by their type (conduction v. switching) are shown in
Fig. 4.16.
Following are observed:
• The semiconductor losses increase with the switching frequency.
• The semiconductor losses are dominated by the conduction losses at all switching
frequencies.
• At lighter loads, most of the losses occur in the load-side converter (inverter).
• At rated load, the front-end and the inverter incur similar losses.
• At rated load, the semiconductor losses are approximately 2.5%–3.25% of the
rated power depending upon the switching frequency.
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Figure 4.15: Semiconductor losses in the 3L-BBC drive. The front-end losses are rep-
resented by the green region, the inverter losses are represented by the blue region. A
circle with unit diameter represents 10 kW. Rated power is 75 hp (56 kW).
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Figure 4.16: Semiconductor losses in the 3L-BBC drive. The conduction losses are
represented by the gray region, the switching losses are represented by the white region.
A circle with unit diameter represents 10 kW. Rated power is 75 hp (56 kW).
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Distribution of the losses
The junction temperatures for the operating points OP2 and OP3 at fsw = 18 kHz
are shown in Fig. 4.17. The range in which the temperature of a given device varies,
and the maximum temperature a given device attains, are both lower than the two-
level drive. However, significant variance exists in the maximum temperature attained
among different devices.
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Figure 4.17: Junction temperatures for the 3L-BBC drive.
4.5 T-type indirect matrix converter based open-end wind-
ing drive
The aim of this chapter is to compare the matrix converter based open-end winding
drives, that are the topic of this dissertation, against the state-of-the-art drive systems.
A comparison of the common-mode performance of the matrix converter drives was
conducted in a previous section that showed near complete elimination of shaft voltage
and therefore the detrimental bearing currents. This section will present the simulation
results of the input/output waveform quality and semiconductor losses in a matrix
converter based open-end winding drive for a typical industrial motor. Based on a
similar analysis conducted in the last chapter comparing the matrix converter based
drives against one another, the T-type indirect matrix converter based open-end winding
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drive is chosen as the representative topology.
4.5.1 Passive components
The filter design of Table 2.10 will be used for the input current filter. The only
additional passive component required is the brake resistor which is assumed to be the
same for the VSI based drives as well. The inductance Lf used in this filter has been
employed as the input inductor in the VSI based drives, results for which have already
been presented.
4.5.2 Input and output current quality
The harmonic content in the input and the output currents is shown in Fig. 4.18. The
harmonic content reduces with the switching frequency as expected. The input current
harmonic content is similar or better than the VSI based drives but the output current
quality is poorer. This will be discussed in more detail later. The input harmonic
content has not been calculated for the no-load and standstill conditions (OP1, OP6).
The output harmonic content has not been calculated for the standstill condition (OP6).
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Figure 4.18: Harmonic content in the (a) input and the (b) output currents for the
T-type IMC OE Wdg. drive.
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4.5.3 Semiconductor losses
The semiconductor losses in the T-type IMC OE Wdg. drive are shown in Fig. 4.19 for
all operating points. The losses are categorized by the converter in which they occur.
The same semiconductor losses categorized by their type (conduction v. switching) are
shown in Fig. 4.20.
Following are observed:
• The semiconductor losses increase with the switching frequency.
• The semiconductor losses are dominated by the switching losses at fsw = 18 kHz,
and by the conduction losses at lower switching frequencies.
• Most of the losses occur in the load-side PWM converters; the front-end converter
only incurs conduction losses.
• At rated load, the semiconductor losses are approximately 4.5%–7% of the rated
power depending upon the switching frequency.
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Figure 4.19: Semiconductor losses in the T-type indirect matrix converter based open-
end winding drive. The front-end losses are represented by the gray region; the blue
and the green region represent the losses in the load-side PWM converters. A circle
with unit diameter represents 10 kW. Rated power is 75 hp (56 kW).
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Figure 4.20: Semiconductor losses in the T-type indirect matrix converter based open-
end winding drive. The conduction losses are represented by the gray region, the switch-
ing losses are represented by the white region. A circle with unit diameter represents
10 kW. Rated power is 75 hp (56 kW).
Distribution of the losses
The junction temperatures for the operating points OP2 and OP3 at fsw = 18 kHz are
shown in Fig. 4.21. The front-end converter of this drive has lower losses and lower
junction temperatures compared to the front-end converters in the VSI based drives.
Further discussion the distribution of losses is reserved for next section.
4.6 Comparison and conclusions
The passive component requirements, input/output waveform quality with the same
input inductor, semiconductor losses and the distribution of semiconductor losses among
devices were analyzed in this chapter for the two- and three-level back-to-back VSI drives
and the T-type IMC OEWdg. drive using simulations of a typical industrial motor drive
at several operating points. The common-mode output characteristic of the three drives
were compared using experimental results at low voltage and power.
This section uses compares the results from the previous sections to determine if the
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Figure 4.21: Junction temperatures for the T-type IMC OE Wdg. drive.
T-type IMC OE Wdg. drive has the potential to replace the VSI based drives as the
state-of-the-art.
4.6.1 Passive components and input current quality
The harmonic content in the input currents for the three drives has been reproduced
in Fig. 4.22. All three drives use the same input inductance (Lf from Table 2.10).
The harmonic content falls as the switching frequency is increased. A three-level VSI
front-end offers better harmonic performance than a two-level as expected.
Inductance
The inductance used is the main filter inductance of the third-order filter designed for
the matrix converter based open-end winding drives in Chapter 2. The harmonic content
in the T-type IMC OE Wdg. drive is greater than 10% at fsw = 6kHz. This is not
unexpected because the filter design was based on the unfiltered input current spectra
at fsw = 12 kHz. Considering only the data at fsw = 12 kHz and 18 kHz, it is seen from
Fig. 4.22 that the input current harmonic content in the T-type drive is similar to that
in the 3L-VSI front-end, e.g. the harmonic content is lower with the 3L-VSI front-end
at OP2 whereas it is lower with the T-type drive at OP3 etc. Therefore it could be
concluded that the filter inductance requirements of the T-type drive are similar to the
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3L-BBC drive. The contribution of the damping inductor Ld used in the T-type drive’s
input filter to the total magnetics requirements is small due to its significantly smaller
size.
It was shown in Section 4.3.1 that the linear dependence of the peak-to-peak input
current ripple on the Lffsw product also translates into an approximately linear depen-
dence of the input current harmonic content on this product. Therefore, to achieve a
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Figure 4.22: Input current harmonic content for the (a) 2L-BBC, (b) 3L-BBC, and (c)
T-type IMC OE Wdg. drives.
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similar harmonic content as the three-level and T-type IMC OE Wdg. drive, an input
inductor approximately twice its current value would need to be used in the 2L-BBC
drive.
In summary, the inductor requirements in the back-to-back VSI drives when using
a purely inductive first-order filter are similar to the T-type IMC OE Wdg. drive for a
three-level drive, and approximately twice as much for a two-level drive.
Capacitance
The analysis in the last section for the T-type IMC OE Wdg. drive used a filter design
based on the input current spectrum at fsw = 12 kHz. The damped resonant frequency
ωd of this filter is such that 10ωd < ωsw where ωsw = 2πfsw. Same attenuation as fsw =
12 kHz can be achieved at a switching frequency fsw = 18 kHz at a higher ωd, i.e. the
capacitance and the inductance can be reduced by a factor of 3/2 at fsw = 18 kHz while
maintaining the attenuation at fsw and its multiples. The capacitance requirements
of the T-type IMC OE Wdg. drive (and the other matrix converter based open-end
winding drives) are therefore inversely proportional to the switching frequency.
The DC bus capacitance for the VSI based drives is selected based on Fig. 4.9. The
capacitance used to meet the DC bus voltage ripple specification is once again inversely
proportional to the switching frequency. Therefore, the comparison of the capacitance
requirements of the drives can be conducted at fsw = 12 kHz with the understanding
that the capacitance required falls inversely with the switching frequency for all of the
drives considered.
Component values
The approximate inductance required by the three drives to achieve an input current
harmonic content ∼ 5% at fsw = 12 kHz (200fgrid) and the rated load (motoring or
generating) are shown in Table 4.5. The values of the capacitance required to maintain
the DC bus voltage within 5% of its nominal value in the voltage link drives, and the
filter capacitance required in T-type IMC OE Wdg. drive are also shown in this table.
All inductors, with the exception of the damping inductance Ld, need to be rated for
the same current. The inductor Ld has approximately a third the inductance of Lf and
is required to carry approximately a tenth the current. Assuming the product LI2 to
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be an indicator of the size and the cost, it is seen that the contribution of Ld toward
the total magnetics requirements is insignificant.
The DC bus capacitance for the 3L-BBC drive is the effective capacitance — two
capacitors twice the capacitance and half the voltage rating would be connected in series
to form the DC bus. Assuming the product CV 2 to be an indicator of the size and the
cost, it is seen that the DC bus capacitance requirements of the two-level and three-level
back-to-back VSI based drives are identical.
Three capacitors are required in the T-type IMC OEWdg. drive. The capacitance in
Table 4.5 is in per-unit — either three capacitors corresponding to the absolute value of
0.1631 pu could be connected in a wye-configuration, or three capacitors with third the
capacitance but
√
3 times the voltage rating could be connected in a delta configuration
as shown in Fig. 1.9(b). In both the configurations, the CV 2 product is CfCbaseV
2
base,
where Cf is expressed in per-unit and is equal to 0.1631 pu (for the filter of Table 2.10).
The actual voltage that appears across the three delta connected capacitors in the
soft link of the indirect matrix converter drive is not the line-to-line voltage — it is
a rectified voltage with a smaller AC component. The low-frequency current in the
capacitors connected across vmax, vmid and across vmid, vmin is higher than the current
in the capacitor connected across vmax, vmin. However, the film capacitors that would
be used in such an application are rated for much larger ripple currents and the slight
asymmetry is not an issue.
Overall, the T-type IMC OE Wdg. drive, therefore all matrix converter based open-
end winding drives, requires significantly lower capacitance compared to the voltage link
Two-level Three-level T-type
back-to-back back-to-back IMC OE Wdg.
Inductance 5%–6% 2.5%–3% 2.5%–3% (2.61%)
Capacitance 63% 63% 16% (16.31%)
Damping branch
N/A N/A 0.75%–1%( 0.83%)
inductor, Ld
Damping
N/A N/A ∼ 55% (55.47%)
resistor, rd
Table 4.5: A comparison of the passive element requirements of the T-type IMC OE
Wdg. drive against the back-to-back VSI drives. Values in the parenthesis correspond
to Table 2.10. All values are per-unitized for a 480V, 80 kVA system.
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drives. The inductance required to achieve similar input current quality is similar to
the 3L-BBC drive, and approximately half of the inductance required in the 2L-BBC
drive.
4.6.2 Output current quality
The harmonic content in the output currents for the three drives has been reproduced
in Fig. 4.23. Across all switching frequencies and operating points, the 3L-VSI has the
lowest harmonic content in the output current, followed by the 2L-VSI. The harmonic
content is highest in the matrix converter based drive.
Weighted total harmonic distortion (WTHD) is often used as a measure of the
harmonic performance of a given drive topology and modulation strategy [2],
WTHD =
√√√√ ∞∑
n=2
(
Vn
nV1
)2
(4.2)
where n is the harmonic order. The WTHD for the drives being compared is shown in
Table 4.6 at some operating conditions. The load voltage being generated is proportional
to the output fundamental frequency fout (V/f). For fout = 60Hz, output voltage is
equal to Vbase. The results in Table 4.6 and in Fig. 4.23 show that the matrix converter
based open-end winding drives have a higher harmonic content in the generated output.
The superiority of the three-level inverter is also supported by the experimental
results (from low power prototypes) shown in Fig. 4.24. However, the amplitude of the
components at the switching frequency and its multiples is similar for the two-level and
the matrix converter based open-end winding drives even though Fig. 4.23 and Table 4.6
suggest that the high-frequency components would be lower in the two-level drive.
The explanation for this anomaly lies in the output voltage harmonic content against
the voltage transfer ratio characteristics of the matrix converter based open-end winding
drives discussed in Chapter 3 — the output voltage harmonic content in the MC OE
Three-level Two-level T-type IMC OE
30Hz 0.16% 0.34% 0.86%
60Hz 0.17% 0.41% 1.00%
Table 4.6: WTHD for different drives at fout = 30Hz and 60Hz and fsw = 6kHz.
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Figure 4.23: Output current harmonic content for (a) 2L-BBC, (b) 3L-BBC, and (c)
T-type IMC OE Wdg. drives.
Wdg. drives declines with the voltage transfer ratio. The IMC OE Wdg. drive is
operating close to the full voltage transfer ratio of 1.50 in Fig. 4.24(c) leading to a lower
output voltage harmonic content. In contrast, the voltage transfer ratio for the results
in Fig. 4.23(c) is unity or lower — if the input voltage were to be stepped down, and the
IMC OE Wdg. drive was then operated at a higher voltage transfer ratio, the output
voltage harmonic content would decline.
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Figure 4.24: Experimental spectra of the output voltage for (a) 2L-VSI, (b) 3L-VSI,
and (c) I-type IMC OE Wdg. drives. fout = 60Hz, Vout = 200V.
4.6.3 Semiconductor losses and their distribution
The semiconductor loss results from previous sections have been reproduced in Fig. 4.25.
The T-type IMC OE Wdg. drive was shown to have minimum losses among the matrix
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Figure 4.25: Semiconductor losses in the three drives. The gray regions represent the
conduction losses. A circle with unit diameter represents 10kW. Rated power is 75hp
(56kW).
converter based open-end winding drives in the previous chapter. Yet this drive has the
highest losses when compared to the state-of-the-art drives, followed by the 2L-BBC
drive. The 3L-BBC drive has the minimum losses.
Even though the number of devices conducting and switching in the 3L-BBC drive
is higher than the 2L-BBC drive, the losses are lower because of the device used —
the conduction losses and the diode reverse recovery losses are significantly lower in
the 600V device as compared to the 1200V device. The T-type IMC OE Wdg. drive
and the 2L-BBC drive use the same 1200V IGBT/diode. The conduction losses in the
T-type drive are, of course, higher due to a higher number of devices active at any given
time.
The plots showing the estimated junction temperatures (and thus the distribution
of losses among the devices) for OP2 (synchronous speed, rated torque) are reproduced
in Fig. 4.26.
The highest temperatures are reached in the two-level drive due to the losses being
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Figure 4.26: Distribution of losses among semiconductor devices at OP2, fsw = 18 kHz.
distributed among fewer devices. The losses are most symmetric in this drive. Even
though the mean value of the junction temperature variation is higher in the 2L-BBC
drive, the maximum value of the junction temperature variation is higher in the other
two drives. The T-type IMC OE Wdg. drive and the 3L-BBC drive have similar
variation in the junction temperatures. A clear pattern in the T-type drive is not
seen (as compared to the other two) because the distribution of the losses among the
devices keeps changing slowly enough to overcome the time constant of the thermal
circuit. Therefore considerably longer simulations are required to reveal the distribution
— however, it was verified that the reported results capture the maximum junction
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temperatures reached. Since the maximum junction temperatures in the 3L-BBC drive
also exhibit a high variance, the heat sink design procedures for three-level inverters
could be adapted for the T-type IMC OE Wdg. drives. Of course, the heat sink would
need to be sized to accommodate the higher losses.
In the simulations, an isothermal heat sink with infinite heat capacity was assumed.
The estimated junction temperatures with this heat sink are considerably lower than
the absolute maximum specifications for all three drives. Therefore it is expected that
the drives should be able to function without the risk of immediate failure even with
a real heat sink. The junction temperature and the losses shown are for steady state
conditions. Significantly higher losses and junction temperatures were observed during
transients — no attempt was made to slow the transients down in the interest of the
simulation time. In a practical drive, imposing limits on the device currents will have
the effect of limiting the losses during transients and keeping the junction temperatures
within the specifications.
4.6.4 Semiconductor requirements, instrumentation, and control
The devices used in the simulations were selected such that the steady state voltages
and currents were limited to two-thirds of the absolute maximum ratings. The T-type
drive used a total of 36 IGBTs with antiparallel diodes rated for 1200 Volts and 200
Amperes. Let the semiconductor requirements be quantified by the cumulative product
of the voltage and the current ratings of the devices used:
VT-type = 36× 2× 1200× 200
= 17.28MVA (4.3)
V can similarly be defined for the voltage link drives to compare the semiconductor
requirements.
The voltage link drives (2L-BBC, 3L-BBC) use a decoupled control architecture —
the input and the output currents are controlled independent of each other. A front-end
controller and input current feedback are required in addition to the motor controller
to control the input currents. In contrast, in a matrix converter based drive, generating
sinusoidal load voltages ensures that the input currents are sinusoidal as well, as long
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as the load is balanced. The instrumentation and control requirements of the matrix
converter drives are therefore lower than the voltage link drives.
4.6.5 Comparison and conclusions
With the requirements and the characteristics of the drives established, they are com-
pared qualitatively and quantitatively in Table 4.7. The high-frequency common-mode
performance of the I-type IMC OE Wdg. drive, and by extension all matrix converter
based open-end winding drives discussed in this dissertation, is better than the VSI
based state-of-the-art drives. The capacitance requirements of the matrix converter
based open-end winding drives are also lower than the state-of-the-art. Thus, matrix
converter based OE Wdg. drives solve the major drawbacks of the industry standard
VSI based drives. Lower instrumentation and control requirements are the further ad-
vantages of the matrix converter approach.
However, as seen from Table 4.7, the higher semiconductor requirements, higher
Two-level Three-level T-type
Common-mode
Shaft voltage High Medium Near-zero
Ground currents High Medium Low
LF CM current – – High
Semiconductor % of the
3%–5.5% 2.5%–3.25% 4.5%–7%
losses rated output
Semiconductor Cumulative V , I
5.76MVA 7.2MVA 17.28MVA
requirements product, V
Passive elements
Input inductor ∼ 2Lf Lf Lf
Filter/DC capacitor ∼ 4Cf ∼ 4Cf Cf
Damping inductor N/A N/A Small
Damping resistor N/A N/A Small
Output current
WTHD at rated
0.41% 0.17% 1.00%
output (fsw = 6kHz)
Instrumentation
AC voltage sensors 2 (3) 2 (3) 2 (3)
AC current sensors 4 (6) 4 (6) 2 (3)
DC voltage sensors 1 2 1
Control
Motor controller Required Required Required
Front-end controller Required Required N/A
Table 4.7: Comparison of the T-type IMC OE Wdg. drive against state-of-the-art.
155
semiconductor losses, rather large circulating currents, and relatively poorer output
voltage/current quality of the matrix converter based open-end winding drives preclude
a clear choice, especially against the back-to-back three-level VSI (3L-BBC) drive.
Some of the aforementioned drawbacks of the matrix converter based open-end wind-
ing drives can be addressed by employing new semiconductor devices and by closed-loop
control as discussed in the next chapter.
Chapter 5
Conclusions and further research
Detrimental common-mode voltage and a large DC bus capacitor are the major draw-
backs of the state-of-the-art drive systems. Two distinct indirect matrix converter based
open-end winding drive topologies that address the aforementioned problems were pre-
sented in this dissertation. Experimental results verified the theory of operation as well
as the advantages of the indirect approach over the direct approach.
An optimized third-order filter design that is applicable to all matrix converter based
drive systems was discussed. The size of the reactive components of the resulting filter
designed using this approach was experimentally shown to be smaller than a conven-
tional second-order filter.
Loss-optimal carrier and switching sequences were identified for the direct and the
indirect matrix converter based open-end winding drives. A comparison of all matrix
converter topologies based on semiconductor requirements and losses, passive element
requirements, input and output waveform quality, and other features identified the T-
type drive as the best matrix converter based open-end winding drive topology.
This drive was compared to the state-of-the-art drives (2L-BBC and 3L-BBC) on
common-mode performance, passive element requirements, semiconductor requirements
and losses, input and output waveform quality, and control and instrumentation require-
ments. The matrix converter based open-end winding drives were found to significantly
reduce the effects of the high-frequency common-mode voltage, and significantly shrink
the capacitance required. However, the VSI based state-of-the-art drives offered better
output current quality and lower semiconductor losses. The matrix converter based
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open-end winding drives were also found to suffer from appreciable circulating currents.
The output quality and the semiconductor losses in the matrix converter based open-
end winding drives can be addressed by employing the wide band gap (WBG) devices
that have become commercially available in the recent years — the switching frequency
can be increased by an order of magnitude (∼ 100 kHz as opposed to ∼ 10 kHz) such
that the high-frequency content in the output current is negligible. Wide band gap
devices can also keep the semiconductor losses in check to the extent that the thermal
management does not contribute to the system costs significantly.
In addition, direct torque control may be used to limit the losses at lighter loads. The
circulating currents can be addressed by a zero-sequence controller, or by using dead-
time compensation. By reducing the semiconductor losses and improving the output
quality, including the elimination of circulating currents, indirect matrix converter drives
can be made preferable to the state-of-the-art.
Natural low-voltage-ride-through (LVRT) integration was briefly discussed as an
advantage of the indirect approach. Implementation of an LVRT scheme is also necessary
to make the IMC OE Wdg. drives viable.
In conclusion, matrix converter based open-end winding drives succeed in reducing
the effects of the output common-mode voltage and the size of the capacitor compared
to the VSI based drives. Future research should include LVRT implementation, redesign
of the T-type drive with WBG devices, and advanced closed-loop control of the output
currents such that indirect matrix converter based open-end winding drive present a
stronger case to replace the VSI based drives as the state-of-the-art.
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Appendix A
A.1 Abbreviations, acronyms, and definitions
2L-BBC Two-level back-to-back converter
2L-VSI Two-level voltage source inverter
3L-BBC Three-level back-to-back converter
3L-VSI Three-level voltage source inverter
AC Alternating current
ACIM AC induction machine
CMC Conventional matrix converter
CDMC Conventional direct matrix converter
CIMC Conventional indirect matrix converter
CMV Common-mode voltage
CSR Current source rectifier
DC Direct current
DMC Direct matrix converter
ESL Equivalent series inductance
ESR Equivalent series resistance
Front-end The input (grid) side converter in 2L-BBC, 3L-BBC, and indirect
matrix converter drive topologies. Load-end converter is similarly
defined.
IGBT Insulated gate bipolar transistor
IMC Indirect matrix converter
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I-type drive I-type indirect matrix converter based open-end winding drive
I-type IMC OE
Wdg. drive
See I-type drive
MC Matrix converter
NPC Neutral-point-clamped three-level inverter
OE Wdg. Open-end winding
PWM Pulse width modulation
rms Root mean square
SVPWM Space vector pulse width modulation
T-type drive T-type indirect matrix converter based open-end winding drive
T-type IMC
OE Wdg. drive
See T-type drive
VFD Variable frequency drive
VSI Voltage source inverter
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A.2 Notation
µ Mean
σ Standard deviation
x A time-varying quantity
xa A quantity corresponding to the input (lower case subscript)
xA A quantity corresponding to the output (upper case subscript)
x∗ A reference/desired value
x Switching cycle average of a time-varying quantity
x̂ Amplitude of a time-varying quantity
X Root mean square value of a time-varying quantity
~x A space vector in the complex plane
x A row or a column vector
X A matrix
(x1, x2, x3) An ordered triplet
{x1, x2, x3} A set
C The set of complex numbers
R The set of real numbers
‖ ‖∞ Infinity-norm
